Combinational Circuit Design. Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output.

Slides:



Advertisements
Similar presentations
Modular Combinational Logic
Advertisements

Logical Design.
Combinational Circuits
Functions and Functional Blocks
Henry Hexmoor1 C hapter 4 Henry Hexmoor-- SIUC Rudimentary Logic functions: Value fixing Transferring Inverting.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
COE 202: Digital Logic Design Combinational Circuits Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office: Ahmad Almulhem, KFUPM.
Combinational Logic Chapter 4.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
Combinational Logic Building Blocks
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Digital Fundamentals with PLD Programming Floyd Chapter 8
CS 105 Digital Logic Design
Combinational Circuits
Combinational Circuits
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Top-down modular design
Adders and Multipliers Review. ARITHMETIC CIRCUITS Is a combinational circuit that performs arithmetic operations, e.g. –Addition –Subtraction –Multiplication.
Combinational Logic Design
Outline Analysis of Combinational Circuits Signed Number Arithmetic
Combinational Logic Chapter 4. Digital Circuits Combinational Circuits Logic circuits for digital system Combinational circuits the outputs are.
Sahar Mosleh PageCalifornia State University San Marcos 1 Multiplexer, Decoder and Circuit Designing.
Chap 3. Chap 3. Combinational Logic Design. Chap Combinational Circuits l logic circuits for digital systems: combinational vs sequential l Combinational.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
Combinational Circuit – Arithmetic Circuit
Combinational Circuits
WEEK #9 FUNCTIONS OF COMBINATIONAL LOGIC (DECODERS & MUX EXPANSION)
Combinational Design, Part 3: Functional Blocks
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Logical Circuit Design Week 6,7: Logic Design of Combinational Circuits Mentor Hamiti, MSc Office ,
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
Multiplexers and Demultiplexers, and Encoders and Decoders
Functions of Combinational Logic By Taweesak Reungpeerakul
CS 105 DIGITAL LOGIC DESIGN Chapter 4 Combinational Logic 1.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits
1 Fundamentals of Computer Science Combinational Circuits.
Chapter Four Combinational Logic 1. C OMBINATIONAL C IRCUITS It consists of input variables, logic gates and output variables. Output is function of input.
1 Combinational Logic EE 208 – Logic Design Chapter 4 Sohaib Majzoub.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 3 -Part 2 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.
1 DLD Lecture 16 More Multiplexers, Encoders and Decoders.
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
President UniversityErwin SitompulDigital Systems 7/1 Lecture 7 Digital Systems Dr.-Ing. Erwin Sitompul President University
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
MSI Circuits.
Chap 3. Combinational Logic Design
CS221: Digital Logic Design Combinational Circuits 3
Combinational Circuits
Part 4 Combinational Logic.
Combinational Functions and Circuits
Combinational Circuit Design
Combinational Logic Circuits
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
Chapter 4 Combinational Logic
FIGURE 4.1 Block diagram of combinational circuit
HALF ADDER FULL ADDER Half Subtractor.
EET107/3 DIGITAL ELECTRONICS 1
Programmable Configurations
Ch 4. Combinational logic
Digital System Design Combinational Logic
Presentation transcript:

Combinational Circuit Design

Digital Circuits Combinational CircuitsSequential Circuits Output is determined by current values of inputs only. Output is determined in general by current values of inputs and past values of inputs/outputs as well.

Design of Complex Combinational circuits Truth table has 2 16 entries System Description Truth Table Boolean expression Minimized Boolean expression Gate Netlist This design approach becomes difficult to use

Design system as a network of sub-systems that are of manageable size and can be implemented using the earlier approach of truth table, minimization etc.

General Approach System Sub-system-1 Sub-system-2 Sub-Sub-system-2 There are certain sub-systems or blocks that are used quite often such as : 1.decoders, encoders 2.Multiplexers 3.Adder/Subtractors, Multipliers 4.Comparators 5.Parity Generators 6.……..

Decoders Maps a smaller number of inputs to a larger set of outputs in general Active Low

Example

Decoder with Enable Input

Decoder: gate Implementation

A n to 2 n decoder is a minterm generator It can be used to implement any combinational circuit

Implementation of a 3-variable function with a 3-to-8 decoder Although it is easy to implement any combinational circuit with this method, it is often very inefficient in terms of gate utilization. Note that this method does not require any minimization.

Implementing larger decoders using simpler ones. 3/8 decoder using 2/4 decoders E C0C0 How many 2/4 decoders are required to implement a 4/16 decoder ?

Seven segment decoder

7449 BCD to seven segment decoder

Encoders An encoder performs the inverse operation of a decoder.

Priority Encoders printer D0D0 D1D1 D2D2 D3D3 Priority is 3,2,1,0 with user 3 having the highest priority X, Y have to be determined based on this priority order and the requests to use the resource.

Codes decimalNatural Binary Gray bit change as one goes from one code word to the next In the case of natural binary code: In the case of Gray code, no such problem occurs.

ASCII: American Standard Code for information interchange

Parity Extra bits are added to aid in error detection and correction decimalBinaryEven parity Odd parity A 1-bit error changes the parity and thus can be detected

Multiplexers I0I0 0 I0I0

Mux is often used when resources have to be shared 00 a c = a+c

Implementing Boolean expressions using Multiplexers ? ? y = x 2 when x 1 = 0 x2x y = x 2 when x 1 = 1 x2x2

A 3 variable function can be implemented with a 4:1 mux with 2 select lines yz F = 0 when yz = F = x when yz =01 x F = 1 when yz = F = x when yz = 11 x Mux is more efficient way of implementing combinational circuits as compared to decoders.

Mux. expansion I1I1 I1I1

I3I3 I3I3

DeMultiplexer

Demultiplexer is very much like a decoder Data

Comparator

A>B A = B

Adder/Subtractor

4-bit Adder A0A0 B0B0 0 S0S0 C1C1 A1A1 B1B1 S1S1 C2C2 A2A2 B2B2 S2S2 C3C3 A3A3 B3B3 S3S3 C4C4 Ripple Carry Adder (20 gate circuit)

Subtraction A - B = A + 2’s complement of B A - B = A + 1’s complement of B+1 A - B = A + B+1 One needs add a circuit for predicting errors resulting from overflow

Adder/Subtractor

Multiplier B 1 B 0 A 1 A 0 A 0 B 1 A 0 B 0 A 1 B 1 A 1 B 0 multiplicand multiplier Partial products C3 C2 C 1 C 0