Chapter13 :Metallization

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Sputtering Eyal Ginsburg WW49/00.
Sputtering Eyal Ginsburg WW46/02.
BEOL Al & Cu.
CMOS Fabrication EMT 251.
Lecture 0: Introduction
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Process Flow Steps Steps –Choose a substrate  Add epitaxial layers if needed –Form n and p regions –Deposit contacts and local interconnects –Deposit.
CMOS Process at a Glance
Machine Tools And Devices For Special Technologies Semiconductive component manufacturing Slovak University of Technology Faculty of Material Science and.
Chapter 2 Modern CMOS technology
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
Introduction to CMOS VLSI Design Lecture 0: Introduction
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 9.1 EE4800 CMOS Digital IC Design & Analysis Lecture 9 Interconnect Zhuo Feng.
Elettronica D. AA Digital Integrated Circuits© Prentice Hall 1995 Manufacturing Process CMOS Manufacturing Process.
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
Introduction Integrated circuits: many transistors on one chip.
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
McGill Nanotools Microfabrication Processes
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Fabrication of Active Matrix (STEM) Detectors
Integrated Circuit Devices Professor Ali Javey Summer 2009 Fabrication Technology.
Metallization: Contact to devices, interconnections between devices and to external Signal (V or I) intensity and speed (frequency response, delay)
Lecture 0: Introduction. CMOS VLSI Design 4th Ed. 0: Introduction2 Introduction  Integrated circuits: many transistors on one chip.  Very Large Scale.
Chapter 4 Overview of Wafer Fabrication
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
© 2001 by Prentice HallSemiconductor Manufacturing Technology by Michael Quirk and Julian Serda Semiconductor Manufacturing Technology Michael Quirk &
Lecture 24a, Slide 1EECS40, Fall 2004Prof. White Lecture #24a OUTLINE Device isolation methods Electrical contacts to Si Mask layout conventions Process.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
EMT362: Microelectronic Fabrication Interlevel Dielectric Technology
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
NMOS FABRICATION 1. Processing is carried out on a thin wafer cut from a single crystal of silicon of high purity into which the required p-impurities.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
ADVANCED HIGH DENSITY INTERCONNECT MATERIALS AND TECHNIQUES DIVYA CHALLA.
Dynamic Behavior of MOS Transistor. The Gate Capacitance t ox n + n + Cross section L Gate oxide x d x d L d Polysilicon gate Top view Gate-bulk overlap.
CMOS VLSI Design Introduction
Metallization materials should: physically it must:
CMOS VLSI Fabrication.
CMOS FABRICATION.
Patterning - Photolithography
CMOS Fabrication EMT 251.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
EMT362: Microelectronic Fabrication Multi Level Interconnect
Lecture 6 Metallization.
Metallization.
Chapter 1 & Chapter 3.
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
METALLIZATION.
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

Chapter13 :Metallization GILAN UNIVERSITY ELECTRICAL ENGINEERING COLLEGE Device fabrication I: Chapter13 :Metallization By: Moein Moshtaq Ebadghorbandoost Keyvan alireza zad

What is the Metallization? Introduction What is the Metallization? Fabrication of circuits iclude 2 part: 1- the active and passive part. This is called the front end of the line (FEOL). 2- metal systems back end of the line (BEOL)

Objectives List the requirements of a material for use as a chip surface conductor. Draw cross sections of single and a two layer metal schemes. Introduce three materials used in the metallization All about sputtering , evaporation and CVD methods. Describe the principle and operation of vacuum pumps.

Conductors—Single-Level Metal In the MSI era metallization was relatively straightforward : 1 _Wafer with doped region 2_patterning : open contacts contacts 3_layering : conducting layer 10000 to 15000 Å by(sputtering , cvd, evaporation) 4_ patterning: metal mask Leads , Metal lines or interconnects 5_heat treatment ( alloying)

feature of metal system convenient current Connection and adhesion between sio2 and metal Purification Prevent against unwelcome rust A Level without hole

Conductors_ Multilevel Metal Schemes Increasing the chip density Decreasing the available space on the wafer for wiring Multilevel Metallization

Conductors_ Multilevel Metal Schemes Example: creating a CMOS Inverter on the wafer PMOS NMOS thin oxide

Salicide

Silicon nitride

Multilevel Metal Schemes

Conductivity Metal Bulk resistivity (mW*cm) Silver (Ag) 1.6 Copper (Cu) 1.7 Gold (Au) 2.2 Aluminum (Al) 2.8 Tungsten (W) 5.3 Molybdenum (Mo)

Conductors_ Aluminum From an electrical conduction standpoint, aluminum is less conductive than copper and gold. Prior to the development of VLSI-level circuits, the primary metallization material was pure aluminum. resistance Melting point Aluminum 2.7 mWcm 660 ºC Copper 1.7 mWcm 1084 ºC

Conductors_ Aluminum Copper, if used as a direct replacement for aluminum, has a high contact resistance Aluminum emerged as the preferred metal because: 1- has a low enough resistivity (2.7 μΩ-cm) and good current-carrying density. 2-has superior adhesion to silicon dioxide 3- is available in high purity 4-has a naturally low contact resistance with silicon 5- is relatively easy to pattern with conventional photolithography processes. 6- Aluminum sources are purified to 5 to 6 “nines” of purity(99.99999)

Conductors_ Aluminum Problems in Aluminum: one) AL and Si Alloy at 577 C (Start at 455 C the convenient temperature for good junction) But Aluminum spikes punctuate doped junction and make short contact

Conductors_ Aluminum Real photo

Conductors_ Aluminum TiW and TiN are used Barrier Layer (we saw in multilevel schematic) Al with 1 to 2% Si (not reliable) TiW and TiN are used Two Solution ways:

Conductors_ Aluminum Two)Electromigration In longe distance path(vlsi,ulsi),Metal interconnections in ICs are operated in high current densities and under this situation metal movement causes void and metal pileup or hillocks. Atoms are under electrical field and thermal gradiant concurrently and move in itself .

Solution: Al alloy with 0.5 to 4 % Cu or 0.1 to 0.5 % titanium Conductors_ Aluminum Solution: Al alloy with 0.5 to 4 % Cu or 0.1 to 0.5 % titanium Al alloy with Si and Cu can use to solve both problems

Conductors_ Aluminum Overall effectiveness of a metal system is governed by the resistivity, length, thickness, and total contact resistance of all the metal-wafer interconnects. In a simple aluminum system,there are two contacts: the silicon/aluminum interconnect and the aluminum interconnect/ wire. In a ULSI circuit with multilevel metal layers, barrier layers, plug fills, polysilicon gates and conductors, and other intermediate conductive layers, the number of connections becomes very large. The addition of all the individual contact resistances can dominate the conductivity of the metal system.