NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.

Slides:



Advertisements
Similar presentations
20/Oct./2000 CF IEEE NSS 2000 at Lyon,France 1 An MWPC Readout Chip for High Rate Environment Introduction ASIC Structure & Fabrication ASIC Evaluation.
Advertisements

6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
1 m 3 Prototype Digital Hadron Calorimeter Collaborators Argonne National Laboratory Boston University University of Chicago Fermilab University of Texas.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
ESODAC Study for a new ESO Detector Array Controller.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
28 February 2003Paul Dauncey - HCAL Readout1 HCAL Readout and DAQ using the ECAL Readout Boards Paul Dauncey Imperial College London, UK.
20 Feb 2002Readout electronics1 Status of the readout design Paul Dauncey Imperial College Outline: Basic concept Features of proposal VFE interface issues.
RPC Electronics Status Overall system TDC –Digitizing frequency issue (determine the bin size of the TDC value) Discriminator test result Trigger module.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
D. Peterson, “Status of the Cornell/Purdue Program” TPC R&D Mini Workshop, Orsay 12-January Status of the Cornell/Purdue Program: first events with.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
4 Dec 2001First ideas for readout/DAQ1 Paul Dauncey Imperial College Contributions from all of UK: result of brainstorming meeting in Birmingham on 13.
Alfons Weber Towards Electronics for a Long Baseline Neutrino Detector Alfons Weber STFC & University of Oxford ν.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
Off Axis Collaboration Meeting Feb Richard Talaga, Argonne R&D Common to Monolithic and Container Designs Do we need ~ 98-99% efficient RPCs?
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Straw electronics Straw Readout Board (SRB). Full SRB - IO Handling 16 covers – Input 16*2 links 400(320eff) Mbits/s Control – TTC – LEMO – VME Output.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
U N C L A S S I F I E D FVTX Detector Readout Concept S. Butsyk For LANL P-25 group.
Understanding Data Acquisition System for N- XYTER.
Towards an RPC-based HCAL Design Stephen R. Magill Argonne National Laboratory Digital HCAL for an E-Flow Calorimeter Use of RPCs for DHCAL RPC Design.
Development of a DHCAL with Resistive Plate Chambers ECFA/DESY Workshop at NIKHEF, Amsterdam, Netherlands April 1 - 4, 2003 José Repond Argonne National.
A Readout Electronics for MAPMT Matteo Turisini – E. Cisbani Italian National Institute of Health – INFN Rome 1 JLab/CLAS12 RICH Meeting - 16/Nov/2011.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
DEPT OF MODERN PHYSICS, USTC Electronics System of MC IHEP, Beijing ___________________________________________ Muon Group, USTC, Hefei.
SoLiD/PVDIS DAQ Alexandre Camsonne. DAQ limitations Electronics Data transfer.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
Peter LICHARD CERN (NA62)1 NA62 Straw tracker electronics Study of different readout schemes Readout electronics frontend backend Plans.
11 October 2002Paul Dauncey - CDR Introduction1 CDR Introduction and Overview Paul Dauncey Imperial College London.
ARGONNE NATIONAL LAB G. Drake Electronics for Next-Generation Telescopes Oct. 21, 2005 p. 1.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
SKIROC status Calice meeting – Kobe – 10/05/2007.
G. Drake Electronics for DHCAL R&D Oct. 13, 2005 p. 1.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
DCH FEE 28 chs DCH prototype FEE &
CMS EMU TRIGGER ELECTRONICS
VELO readout On detector electronics Off detector electronics to DAQ
Status of n-XYTER read-out chain at GSI
Example of DAQ Trigger issues for the SoLID experiment
BESIII EMC electronics
RPC Front End Electronics
The CMS Tracking Readout and Front End Driver Testing
PID meeting Mechanical implementation Electronics architecture
Digitally subtracted pulse between
SVT detector electronics
PHENIX forward trigger review
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Presentation transcript:

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 2 Outline of Talk I. System Architecture II. Description of System Components III. Physical Configuration IV. Cost Estimate V. Summary See:

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 3 System Architecture  Discriminate Hits from Detector  Timestamp Hits in Front End  Store Timestamps in Local Buffers  Read Buffers Periodically  Use Back End Trigger Processor to Reconstruct Hits System Overview  Trigger-less – Like MINOS  Similar to a Parallel Development for the Linear Collider  Primary Goal: Cheap Electronics, 1 Bit Dynamic Range

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 4 System Architecture  Custom ASIC  Resides on Chambers  Performs Functions: »Receive Detector Signals Differentially »Timestamp Hits »Temporary Data Storage »Serial I/O  Services 40 Detector Channels (  64) Front End

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 5 System Architecture  Data Concentrator:  Concatenate Serial Data Streams from Several Chips  Drive Single Serial Line to Back End Read-Out Electronics  Handles Control Interface Front End (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 6 System Architecture  VME Data Collector:  9U x 400 mm VME  Receives Serial Data Streams from Several Data Concentrators  Stores Data in Buffers  Buffers Read by VME Processor Back End

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 7 System Architecture  VME Processor:  Receives Data from All Data Collectors in VME Crate  Forms Time Frames from Timestamps (~1 Sec)  Sends Time Frames to Trigger Farm for Processing Back End (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 8 System Architecture  Trigger Farm:  Receives Time Frames from All VME Processors in System  Uses Timestamps in Pattern recognition Algorithm to Find Tracks  Write Good Data to Disk  Discards Junk Back End (Cont.)  Trigger Processing – Like MINOS

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 9 System Components  Basic Architecture  Front End Amplifier & Discriminator Senses Hits Above Threshold  Bits Clocked in Shift Register  Save Bits & Timestamp on L1A or Self-Trigger  Serial Output – Data Serial Input - Control  24-Bit Timestamp Counter Runs at 10 MHz  Services 40 CH (  64) Front End ASIC

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 10 System Components Front End ASIC (Cont.)  Each FEA Channel Has:  Instrumentation Amp Receives Signal Differentially  Pulse Shaping  A Discriminator - a 1-Bit ADC!  Adjustable Threshold Voltage  Can Accommodate Positive or Negative Input

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 11 System Components  Shift Register:  Bit Pattern Shifted Through Pipeline with 10 MHz Clock  Store Bits in Read-Out Buffer on L1A  Read-Out Buffer Stores Multiple Events  Timestamp:  Timestamp Counter Runs at 10 MHz  100 nS Resolution  Store Timestamps in Read-Out Buffer on L1A  Reset Counters Globally 1/Sec  Need 24 Bits Front End ASIC (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 12 System Components  Triggering:  Self-Trigger: »Auto-Generate L1A When Hit, Single or Combination »Timed to Capture Event of Interest at End of Pipeline »Readout Buffer is FIFO, and Can Store Multiple Events  Use This Mode for Normal DAQ Front End ASIC (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 13 System Components  Triggering (Cont.):  External Trigger: »Can Send Signal to External Trigger System »Can Receive L1A & L2A from External Trigger System »Pipeline Length Determines Trigger Latency »Can Receive Gate from External Timing System  Use This Mode for Test Beams & High-Rate Environments Front End ASIC (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 14 System Components  Serial I/O:  Single Serial Line for Data & Control  Runs at 100 MHz  88 Bits/Event, + Control  ~1 uS/Event  UART Reads FIFO Whenever FIFO Not Empty  Use Control For: »Threshold DAC »Charge Injection »Diagnostic Bit Patterns Front End ASIC (Cont.)

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 15 System Components  Coalesces Several Serial Data Streams into One  Needed to Reduce Back-End Costs  Realize with FPGA  Applies ID to Identify Source  Has Buffering  Has Flow Control  Similar Device Serves to Coalesce Data Multiple Concentrator Outputs into One Data Stream  “Super” Concentrator Data Concentrator

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 16 System Components  Use VME as Read-Out Infrastructure  9U x 400mm, 12 Inputs  Receives Data Streams  Saves Data in One of Two Buffers  Read Buffers from VME  Also Provides Control Data Collector

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 17 System Components  VME Crate Can Hold ~20 Data Collectors  VME Processor Connects to Network & Trigger Farm Data Collector Crate

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 18 Physical Configuration  200 Y Strips/Plane, 80 X Strips/Plane  Use 40 Ch/Chip  7 Chips/Plane  Each ASIC Resides on a Printed Circuit Board  7 FE Boards/Plane  1 Data Concentrator per Plane – Collects Data from 7 Front End Chips  Each Data Concentrator Resides on a Separate PCB on Plane Electronics on Each Plane

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 19 Physical Configuration  12 Planes/Container  1 “Super” Concentrator per Container  Use VECSEL Optical Drivers w/Fiber for Output Planes in Container

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 20 Physical Configuration  One Group of Cables per Container  Cable Bundle Includes Serial Data, LV Power, HV Control  1 VME Crate Services ~200 Containers, But Need Space for LV Power Supplies… Connections to Container

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 21 Physical Configuration  Per ASIC Output (Data Concentrator Input) (15 m 2 /plane * 1 KHz/m 2 ) / 7 Chips/Plane = ~2 KHz = 1 Event/500 uSec 88 b/event * 100 nS/b = ~10 uS/event << 500 uSec  OK  Per Data Concentrator Output (Super Concentrator Input) 15 KHz/plane  1 Event Every 66 uSec (91b/event * 100 nS/b) = ~10 uS/event < 66 uSec  OK w/Buffering & Flow Control (Can Run This Link Faster…)  Per Super Concentrator Output (Data Collector Input) 12 planes * 15 KHz/plane = 180 KHz  1 Event Every 5.6 uSec (~100b/event * 10 nS/b) = ~1 uS/event < 5.6 uSec  OK w/Buffering & Flow Control  Probably Need Fiber for Long Cable 100 Mbps Bandwidth Considerations

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 22 Physical Configuration  Per ASIC (10 MHz Operation) ~15 mW/CH * 64 CH = ~ 1 Watt/Chip  84 Watts/Container  Per Data Concentrator (10 MHz Operation) ~ 0.25 Watt/Device  6 Watts/Container  Per Super Concentrator (100 MHz Operation) ~2 Watts/Device  2 Watts/Container  Per Container  ~100 Watts Power Considerations

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 23 Costs Component Needed for Detector Number to Produce **REQUIRED** Basis of Counts: Number Channels/Plane280 Number Planes/Container12 Number Containers2,000 Total Number of Planes24,000 Total Number of Channels6,720,000 Number Channels/ASIC40 Number ASICs/Plane7 Number ASICs/DatConc7 Number DatConc/SupConc12 Number SupConc/Data Collector12 Number Slots/VME Crate17 Assumptions

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 24 Costs Component Needed for Detector Number to Produce **REQUIRED** Total Cost M&S Total Labor Cost Total Cost w/Labor Overall Average Unit Cost Total Items to Produce: Data Collectors167183$595,013$30,140.00$625,153$3, Front End Boards168,000184,800$7,585,300$620,928.00$8,206,228$44.41 Data Concentrator Boards24,00026,400$4,108,200$279,180.00$4,387,380$ Super Concentrator Boards2,0002,200$493,600$31,350.00$524,950$ VME Timing Modules1012$12,250$396.00$12,646$1, Items to Purchase: ASICs168,000200,000$3,721,000$0.00$3,721,000$20.14 VME Crates1015$51,750$450.00$52,200$3, VME Power Supplies1013$52,000$429.00$52,429$4, Front End Power Supplies2,0002,201$440,200$72,633.00$512,833$ FE-DatConc Cables168,000168,500$168,500$0.00$168,500$1.00 DatConc-SupConc Cables24,00024,200$48,400$0.00$48,400$2.00 SupConc-Data Collector Cables2,0002,200$22,000$0.00$22,000$10.00 Power Cables2,0002,200$22,000$0.00$22,000$10.00 Timing System Cables1012$480$0.00$480$40.00 Total Costs$17,320,693 $1,035,506$18,356,199$2.73 Avg. Cost/Ch

NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 25 Summary  Primary Goal of Electronics for RPCs: CHEAP  Low Event Rate (Mostly Noise)  Low Dynamic Range (1 Bit)  Low Clock Speed  Funnel Many Channels into a Read-Out Board (VME Real Estate is Expensive)  Requires ASIC to Achieve Low Cost & Desired Performance  Not a Big Deal These Days, But Does Take A While  Chip Has Many Blocks, But Each Block is Straight-Forward  ASIC Development to Begin Soon (  Linear Collider)