PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.

Slides:



Advertisements
Similar presentations
Practical techniques and tips for probing and de-embedding.
Advertisements

End of Column Circuits Sakari Tiuraniemi - CERN. EOC Architecture 45 9 Ref CLK 40 MHz DLL 32-bit TDC bank address RX 5 TDC bank address RX 5 TDC bank.
Wang Yi, Tsinghua University SoLID collaboration meeting, Status of MRPC-TOF 1 Wang Yi Department of Engineering Physics Tsinghua University,
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
Status of MRPC-TOF Wang Yi Department of Engineering Physics Tsinghua University, Beijing, China 1.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Microwave Interference Effects on Device,
Multichannel Analyzers A multichannel pulse-height analyzer (MCA) consists of an ADC, a histogramming memory, and a visual display of the histogram recorded.
5ns Peaking Time Transimpedance Front End Amplifier for the Silicon Pixel Detector in the NA62 Gigatracker E. Martin a,b J. Kaplon b, A. Ceccucci b, P.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
TOF at 10ps with SiGe BJT Amplifiers
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
A.Kashchuk Muon meeting, CERN Presented by A.Kashchuk.
A. Castañeda 07 th September 2009 Generators and Detectors Permit Loop / CIBG / CIBO 0v0.
Panda PCB for prototype status report by D Malkevich on behalf of the ITEP group ITEP.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Switched capacitor DC-DC converter ASICs for the upgraded LHC trackers M. Bochenek 1,2, W. Dąbrowski 2, F. Faccio 1, S. Michelis 1 1. CERN, Conseil Européen.
Microwave Amplifier Design Blog by Ben (Uram) Han and Nemuel Magno Group 14 ENEL 434 – Electronics 2 Assignment
FEE design, What is available and what is next? Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
AIDA design review Davide Braga Steve Thomas ASIC Design Group 9 June 2009.
Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
CBM-Meeting, Darmstadt A.Schüttauf for the FOPI- collaboration FOPIs new MMRPC-barrel.
B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
FOPI RPC-FEE specs and performance Mircea Ciobanu CBM collaboration meeting March 9-12, 2005 GSI-Darmstadt.
Third workshop on hadron physics in ChinaWang Yi, Tsinghua University A conceptional design of SOLID-TOF Outline: Development of low resistive glass and.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
14 June 2002 P.Pangaud FPPA2001 2nd Design Review 1 FPPA Analog Output Buffer Modifications Outline Status Slew Rate Bias lines disturbance Modifications.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
CBM Collaboration Meeting, GSI Experimental features of strip-RPCs Motivation FOPIs Multistrip-Multigap-RPCs Results Conclusions.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
3-Stage Low Noise Amplifier Design at 12Ghz
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
Prototype Sensor Status and Measurements u Sensor Response Measurements u Mechanical Response u Noise Expectations u DAQ Status.
CBM-TOF-FEE Jochen Frühauf, GSI Picosecond-TDC-Meeting.
High precision phase monitoring Alexandra Andersson, CERN Jonathan Sladen, CERN This work is supported by the Commission of the European Communities under.
CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Beam Diagnostics Seminar, Nov.05, 2009 Das Tune-Meßverfahren für das neue POSI am SIS-18 U. Rauch GSI - Strahldiagnose.
G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.
RIGEL: an Rpc-like sIgnals GEnerator for Laboratory testing N.Montes P.Amado, P.Fonte, J.A.Garzón, A.Gil University of Santiago de Compostela -Spain- labCAF.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
PADME Front-End Electronics
SIGNAL CONDITIONING Signal conditioning is stage of instrumentation system used for modifying the transduced signal into a usable format for the final.
A systematic study of cross-talk limitations in RPC timing
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
Results achieved so far to improve the RPC rate capability
CTA-LST meeting February 2015
Present Read Out Chain for the PANDA Barrel DIRC
Start Detector for pion experiments
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
TOF CALIBRATION DATABASE
PADI for straw tube readout and diamonds for MIPs and for high precision tracking beam test – Jülich, Feb Jerzy Pietraszko, Michael Träger, Mircea.
TDC at OMEGA I will talk about SPACIROC asic
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
Conceptual design of TOF and beam test results
BESIII EMC electronics
Presentation transcript:

PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI

Outline  Status of the PADI: - electrical measured parameters - results in the beam test for rate evaluation - preparations for beam test of  - preparations for beam test of  t  What to do next  Summary and Outlook

Measurement phase of PADI Electrical measurementsElectrical measurements Measurements together TACQUILA3Measurements together TACQUILA3 Connection with a Diamond Detector to test inConnection with a Diamond Detector to test in beam the rate capability and the stability of the system in real conditions. Design phase of PADI Comparison NINO_FEE - FEE3Comparison NINO_FEE - FEE3 Simulations for new Preamplifier Discriminator PADISimulations for new Preamplifier Discriminator PADI

The PADI together with a SC Diamond (4 pixels) detector PADI test PCB LVDS-PECL Converter PCB Interface PCB +5V,GND,THRconnections Time Output's LAN-K5 cable ~2.1m ~2.1mConnection's with with SC Diamond Pixel Detector

Rate Histogram for 110 spills (the beam has a fixed position) Integral number of counts : of counts : pixel # x10 6 pixel # x10 6 pixel # x10 6 average: x10 6 individual error ~ +/- 0.2% September , 2007 Dresden

 Summary of tests The PADI design was successful tested, all channels are operational. The PADI design was successful tested, all channels are operational. The connection of PADI with our TAQUILA3 Data Acquisition system works properly. The first results indicate:   Time [ps]< 10   Gain ~ 60   Bandwidth [MHz]~ 180   Linear range [mV]~ -5 to 5   CTRR [dB]~   CMRR [dB]> 40   Input impedance [  ]~   Power [mW/Ch]~ 31   The PADI design was successful tested, together with a 4 pixels SC diamond detector. The system was stable in under beam conditions.   The AC transmission measurements shows a possible instability of the PADI preamplifier cell.   The connection of PADI with the detector is critical: the line used should have a flat frequency characteristic of the impedance to avoid particularly resonances.   If the input signal is near the threshold limit, the discriminated output signal has a very low width (~1ns). We have tried to transport such signals through a 110  twisted pair LAN-K5 cable and the channel rate limit was 1.5 x 10 8 hits/s.

Technological details for the direct bonding of the PADI ASIC on the pcb. In the FOPI new START system we will test two variants: in air bond-wires with mechanical protection and Glob Top (epoxi compound) protection.

The next step: Redesign of PADI We started from the NINO1-CERN ASIC schematics used for the ALICE ToF. For a simple comparison between time over threshold and Q measurement for WALK correction, we have added an supplementary buffer block to obtain both information's: time and energy. The whole design was matched for CMOS 0.18  m technology. We started from the NINO1-CERN ASIC schematics used for the ALICE ToF. For a simple comparison between time over threshold and Q measurement for WALK correction, we have added an supplementary buffer block to obtain both information's: time and energy. The whole design was matched for CMOS 0.18  m technology.  Very high time resolution  Cope with pads and strips RPC's  Higher Integration  Lower Power consumption  Lower price per channel PADI Design goals Redesign goals 1. Four channels instead of three. 2. The increase of closed loop stability. 3. The increase of bandwidth of the preamplifier cell. The redesign work can be finished at the end of May and the layout at the end of July.

Preamplifier: AC equivalent diagram  t ~√Nd /(As*√BW) September 20-22, 2006 Strasbourg

Outlook  To make tests together with the standard RPC detector.  We are ready to connect the PADI test plate with the new generation of TAC.  It is the necessary to evaluate QDC versus ToT methods for charge evaluation before the redesign of PADI!  To redesign PADI for a 4 channel variant, and to take into account the following: - Special simulations of the system stability to be above the suspicious of instability. - The increase of PADI preamplifier - discriminator actual bandwidth is a hard task, but we will try to evaluate the limit of the used architecture. We will focus on the reduction of the parasitic capacitances present at the preamplifier input and output ports which in this moment dominates.

We acknowledge the support of the European Community- We acknowledge the support of the European Community- Research Infrastructure Activity under the FP6 "Structuring the European Research Area" programme (HadronPhysics, contract number RII3-CT ).