1 Cosmic Vision Instrumentation ASIC R. Jansen TEC-EDM 19 January 2010.

Slides:



Advertisements
Similar presentations
Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,
Advertisements

Op-Amp- An active circuit element designed to perform mathematical operations of addition, subtraction, multiplication, division, differentiation and.
Specific requirements for analog electronics of a high counting rate TRD Vasile Catanescu NIHAM - Bucharest CBM 10th Collaboration Meeting Sept 25 – 28,
GEMMA (GEM Mixed-signal Asic): Design & Developing Second Year Ph.D. Activity Report Alessandro PEZZOTTA 26 September 2013 Tutor: Prof. A. Baschirotto.
The NO A APD Readout Chip Tom Zimmerman Fermilab May 19, 2006.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
NSoC 3DG Paper & Progress Report
PLC front-end Design Review Curtis Mayberry
1 Fully Digital HF Radios Phil Harman VK6APH Dayton Hamvention – 17 th May 2008.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
HIAPER Cloud Radar Transceiver Exciter Receiver Oscillators High-Powered Amplifier Calibration Exciter Receiver Oscillators High-Powered Amplifier Calibration.
Sound Targeting Platform Andrew Lenharth Michael Schaffer Quang Luu CSE 477 May 22, 2001.
14-5 January 2006 Luciano Musa / CERN – PH / ED General Purpose Charge Readout Chip Nikhef, 4-5 January 2006 Outline  Motivations and specifications 
Outline Direct conversion architecture Time-varying DC offsets Solutions on offset Harmonic mixing principle FLEX pager receiver Individual receiver blocks.
R. Jansen TEC-EDM 1 Cosmic Vision Instrumentation ASIC 24-September 2009.
Student: Vikas Agarwal Guide: Prof H S Jamadagni
Derandomiser block E.Atkin, A.Kluev MEPhI,A.Voronin SINP MSU.
Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.
DCDS for roundtable Paul Jorden 10 Oct 2013 Scientific Detector Workshop, Florence e2vMatthew Bastable and others RAL Matthew Clapp and others.
First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.
Progress on STS CSA chip development E. Atkin Department of Electronics, MEPhI A.Voronin SINP, MSU.
Design & Development of an Integrated Readout System for Triple-GEM Detectors Alessandro PEZZOTTA III Year PhD Seminar, Cycle XXVIII 22 September 2015.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
Hold signal Variable Gain Preamp. Variable Slow Shaper S&H Bipolar Fast Shaper 64Trigger outputs Gain correction (6 bits/channel) discriminator threshold.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
HEXITEC ASIC – A Pixellated Readout Chip for CZT Detectors Lawrence Jones ASIC Design Group Science and Technology Facilities Council Rutherford Appleton.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
BeamCal Electronics Status FCAL Collaboration Meeting LAL-Orsay, October 5 th, 2007 Gunther Haller, Dietrich Freytag, Martin Breidenbach and Angel Abusleme.
PC Based Spectrum Analyzer April 29, 2003 May03-10 Faculty Advisor: Dr. DJ Chen Michael Cain Paul Heil Eric Rasmussen Aung Thuya Client: Teradyne Inc.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.
ASIC Development for Vertex Detector ’07 6/14 Y. Takubo (Tohoku university)
AIDA design review Davide Braga Steve Thomas ASIC Design Group 09 October 2008.
FIELDS iPDR – RFS Analog Dennis N. Seitz 1 Solar Probe Plus FIELDS Instrument PDR Radio Frequency Spectrometer Analog Dennis N. Seitz UC Berkeley SSL
25 juin 2010DPallin sLHC_Tile meeting1 Tilecal VFE developments at Clermont-Ferrand June 2010 Status G Bohner, J Lecoq, X Soumpholphakdy F Vazeille, D.
Sound Source Location Stand Group 72: Hiroshi Fujii Chase Zhou Bill Wang TA: Katherine O’Kane.
Front-end Electronic for the CALICE ECAL Physic Prototype Christophe de La Taille Julien Fleury Gisèle Martin-Chassard Front-end Electronic for the CALICE.
VFE & PCB Status & schedule of production Presented by Julien Fleury Christophe de La Taille, Julien Fleury, Gisèle Martin-Chassard.
Tuesday, 20 May 2003OPERA Collaboration Meeting - Gran Sasso1 Status of front-end electronics for the OPERA Target Tracker LAL Orsay S.BONDIL, J. BOUCROT,
ESA Cosmic Vision MF ASICs and IPs Development June 12-16, 2016 AMICSA & DSP DAY 2016.
Status of front-end electronics for the OPERA Target Tracker
Operational Amplifier based Charge Amplifiers
AIDA design review 31 July 2008 Davide Braga Steve Thomas
Communication 40 GHz Anurag Nigam.
KLOE II Inner Tracker FEE
A General Purpose Charge Readout Chip for TPC Applications
Si2 PICTURE SPECIFICATIONS FEATURES Frequency Response
Calorimeter Mu2e Development electronics Front-end Review
SPP FIELDS Preamplifier
Overview of the project
Hugo França-Santos - CERN
Design of Digital Filter Bank and General Purpose Digital Shaper
Calorimeter Upgrade Meeting
A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS
EUDET – LPC- Clermont VFE Electronics
LHCb calorimeter main features
BESIII EMC electronics
Status of the CARIOCA project
Turning photons into bits in the cold
AMICSA, June 2018 Leuven, Belgium
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Hugo TT 2 technical summary
Presented by T. Suomijärvi
Presentation transcript:

1 Cosmic Vision Instrumentation ASIC R. Jansen TEC-EDM 19 January 2010

2 Aim Provide radiation hard front-end for the Cosmic Vision instrumentation payload Development phases Phase I – Develop front-end demonstrator ASIC Phase II – Radiation characterisation Phase III – Instrumentation ASIC development Objective Reach technology readiness level 5 in 2012

3 Front-end demonstrator ASIC concept Configurable analogue front-end Spacewire digital interface for control and data Applications CCD signal processing Radiation detector Radiation spectrometer ADC DAC Filter Low Noise Amplifier Power Amplifier Operating frequency 100kHz to 10MHz - MF 10MHz to 100MHz - HF

4 Front-end demonstrator ASIC - Architecture DIGITAL CORE D7[23:0 D6[ :0 D5[ :0 D4[ :0D3[ :0 D0[ :0]0 D2[ :0 D0[ :0 DOUTM DOUTP SOUTM SOUTP DINM DINP SINM SINP IN0M 0P OUT0P 0M 4M 4P IN4P 4M D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM D[23:0 OUTP OUTM SOUTP SINP SOUTM SINM INP INM OUT3M 3P IN3P 3M OUT2M 2P IN2P 2M 1M 1P OUT1P 1M IN5M 5P OUT5P 5M 7M 7P IN7P 7M OUT6M 6P IN6P 6M

5 Front-end analogue processing block - Architecture

6 Front-end demonstrator ASIC - Applications

7 Front-end analogue processing block - CCD signal processing mode SOUTM SOUTP INM INP OUTM OUTP SAMPLER REFERENCEOFFSET COMP RM RP ADC/CMP/DAC RM RP RM RP PVGA PLNA RP RM RP RM FILTER LEVEL CLAMP PVGA D[23:0]

8 Phase I Development Outline – Instrumentation teams involvement - 1 Work to date Presented MF and HF demonstrator ASIC specification Collected feedback from EJSM instrumentation teams Refined specification Issue ITT for MF and HF demonstrator ASIC development March 2010 Select 12 reference front-end target applications Select 3 instrumentation team representatives

9 Phase I Development Outline – Instrumentation teams involvement Initiate demonstrator ASIC development Review demonstrator ASIC requirements with team representatives Present ASIC specification updates (model format) 2011 Present ASIC development progress 2012 Validate demonstrator ASIC with team representatives Present ASIC validation results Distribute Front-end demonstrator ASIC ASIC simulation model Prototype board with PC user interface

10 Collected feedback from EJSM instrumentation teams Functionality extension Input multiplexer Operational amplifier (application schematics needed) Low noise amplifier (application schematics needed) Low sample rates (<100kHz) Performance improvement ADC accuracy (14bit accuracy at 100MHz) Radiation detector and spectrometer ENC Performance reduction Lifetime to 10 years Performance determination Current consumption

11 Requested reporting on ASIC development Functionality extension Input multiplexer Performance improvement ADC accuracy (14 bits at 100MHz) Thanks to L. Åhlén P. Hartogh H. Michaelis H. L. O’Brien M. Smit

12 Configurable front-end – CCD signal processing mode – Specification MFHF No.ParameterMin,Typ.Max.Min,Typ.Max.UnitComment 1Input level adaptation VVVV Minimum - Single ended Maximum - Single ended 2Input level adaptation step 100 mV 3Gain (V/V) dB Minimum Nominal Maximum 4Gain step11dB 5Offset correction  V min V max Minimum Maximum 6Offset corr. step50 VV 7Post Offset corr. Gain (V/V) 300 0dBMinimum Maximum 8Post Offset corr. Gain step 11dB 9Gain flatness0.2 dB 10Noise22nV/sqrt(Hz) 11Sample rate MHz Minimum Maximum 12Effective No of bits kHz 1 MHz 10 MHz 100 MHz 13Current consumption 27200mA

13 Configurable front-end – Radiation detection mode - Specification MFHF No.ParameterMin,Typ.Max.Min,Typ.Max.UnitComment 1ENC8050ermsInput capacitance 50pF/10pF Peaking time 10  s/ 1  s 2ENC slope1.65.0erms /pF Peaking time 10  s 3Range fC Minimum – with 0.2pF feedback cap. Maximum – with 20pF feedback cap. 4Peaking time for Gaussian shaper ssss Minimum Maximum 5Peaking time accuracy 55%For Gaussian shaper 6Threshold level1101 mV V Minimum Maximum 7Threshold step10 mV 8Current consumption contribution of LNA and filter 4.545mA Maximum voltage gain condition at 10  s peaking time

14 Configurable front-end (MF) – Radiation spectrometer mode - Specification No.ParameterMin,Typ.Max.UnitComment 1ENC80ermsInput capacitance 50pF Peaking time 10  s 2ENC slope1.6erms/pF Peaking time 10  s 3Range fC Minimum – with 0.2pF feedback cap. Maximum – with 20pF feedback cap. 4Peaking time for Gaussian shaper ssss Minimum Maximum 5Peaking time accuracy 5%For Gaussian shaper 6Sample and hold depth 81Minimum Maximum 7Effective No. of bits kHz 1MHz 10MHz 8Threshold level110mV V Minimum Maximum 9Threshold step10mV 10Current consumption contribution of LNA and filter 4.5mAMaximum voltage gain condition at 10  s peaking time

15 Configurable front-end – ADC mode - Specification MFHF No.ParameterMin,Typ.Max.Min,Typ.Max.UnitComment 1Number of bits kHz 1MHz 10MHz 100MHz 2Sample rate MHz Minimum Maximum 3Effective No. of bits kHz 1MHz 10MHz 100MHz 4Input range22VdpkDifferential input & nominal gain 5Gain flatness0.2 dBOver the signal frequency range 50kHz – 5MHz 6Gain stability0.1 dBOver the temperature range 7THD dB 100kHz 1MHz 10MHz 100MHz 8SFDR dB 100kHz 1MHz 10MHz 100MHz 9Current consumption contribution of ADC block mA 100kHz 1MHz 10MHz 100MHz

16 Configurable front-end – DAC mode - Specification MFHF No.ParameterMin,Typ.Max.Min,Typ.Max.UnitComment 1Number of bits kHz (sampling frequency) 1MHz 10MHz 100MHz 2Sample rate MHz Minimum Maximum 3Effective No. of bits kHz (sampling frequency) 1MHz 10MHz 100MHz 4Output range22VdpkDifferential output & nominal gain 5Gain flatness0.2 dBOver the signal frequency range 50kHz – 5MHz 6Gain stability0.1 dBOver the temperature range 7THD dB 100kHz (sampling frequency) 1MHz 10MHz 100MHz 8SFDR dB 100kHz (sampling frequency) 1MHz 10MHz 100MHz 9Current consumption contribution of DAC block mA 100kHz (sampling frequency) 1MHz 10MHz 100MHz

17 Application selection - Overview No.ApplicationMFHF 1CCD processor 2Radiation detector 3Radiation spectrometer 4ADC – current – single ended 5ADC – current – differential 6ADC – voltage – single 10Hz 10kHz 100kHz 1MHz 100MHz 100MHz 7ADC – voltage – differential 8DAC – current – single 500Hz 10kHz 100kHz 9DAC – current – differential 10DAC – voltage – single ended 11DAC – voltage – differential 12 Filter50MHz anti-aliasing filter 13Low noise amplifier 14Power amplifier 15

18 Application selection - Missing Functionality is not fully exploited yet No front-end signal conditioning application has been received No applications concerning CCD signal processing Radiation detection/spectrometer Low noise amplifier/Power amplifier Call for Applications – Requested information Application schematic Signal processing (gain, filtering, correlated sampling, offset cancellation, …) Signal range and frequency (in band & out of band) noise source impedance Performance requirements Validation requirements

19 Call for sample orders Development output Front-end demonstrator ASIC ASIC simulation model Prototype board with PC user interface Quantities Prototype board - 1 Number of ASICs – no. required Deadline 23 January 2010 User community Initiated from the instrumentation team representatives

20 Milestones Sample ordering-23 January 2010 Application selection-20 February 2010 Closing date for ITT-22 February 2010 Requirement review-June 2010 Information R.