GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence.

Slides:

Advertisements

Similar presentations

SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.

Advertisements

IEEE10/NSS R. Kass N A. Adair, W. Fernando, K.K. Gan, H.P. Kagan, R.D. Kass, H. Merritt, J. Moore, A. Nagarkar, S. Smith, M. Strang The Ohio State.

ESODAC Study for a new ESO Detector Array Controller.

Alex Moiseev, 02/01/021 ACD VETO SIGNALS AND EFFICIENCY With the recent changes, the following ACD VETO signals will be generated: AEM VETO HIT MAP, created.

CADMIUM ZINC TELLURIDE (CZT) IMAGER INTRODUCTION : 1.SCIENTIFIC REQUIRMENT 2. DETECTORS USED IN IMAGER 3. ELECTRICAL CIRCUITS (FRONT END ELECTRONICSUSED)

MDT-ASD PRR C. Posch30-Aug-02 1 Specifications, Design and Performance   Specifications Functional Analog   Architecture Analog channel Programmable.

GLAST LAT Project – Cost and Schedule ReviewNovember 3, 2004 AntiCoincidence Detector 1 GLAST Large Area Telescope: Cost/Schedule Review November 3, 2004.

GLAST LAT Project IA weekly meeting, February 3, 2006 ACD subsystem Alex Moiseev 1 ACD Pedestals ACD Team at Goddard: Alex Moiseev Dave Thomspon Bob Hartman.

ATLAS MDT Electronics Status ● ASD Chip Design (with Harvard) and Production – Full Rad-Hard test campaign completed – Production order for 67,400 parts.

GLAST LAT ProjectACD CDR, January 7 & 8, 2003 Section 10 Integration and Test 1 GLAST Large Area Telescope: ACD Integration & Test Jim La/ACD I&T Lead.

GLAST LAT Project Quarterly Review, Aug. 14, 2001 Gunther Haller1 GLAST Large Area Telescope: Electronics, DAQ & Flight Software Gunther Haller Stanford.

GLAST LAT Project4.1.7 July 17, 03 LAT Meeting G. Haller V41 GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S LAT.

Trending ACD performance Parameters of interest Online tests (CPTs) TCI (charge injection) -> PHA TCI -> Veto mapping Timing PHA Pedestals Offline tests.

D. Peterson, “Tracking Detector R&D at Cornell University and Purdue University” ALCPG SLAC 07-Jan Tracking Detector R&D at Cornell University and.

GLAST LAT ProjectPDU/GASU MRR, February 3, DAQ & FSWV1 1 GLAST Large Area Telescope: B. Estey, G. Haller SLAC xxxx LAT Quality Engineer

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

COMS Transceiver – RF DataTech LRT470 Frequency: MHz Operation: Half-Duplex Max. RF Transmit Power: 750mW Typical Power Draw at 750mW RF: 3.5W Bandwidth:

R&D on pixel sensors at ILC ILC Workshop - November 2006 – Valencia.

9 March 2004 GIFTS Blackbody Subsystem Critical Design Review Blackbody Controller 9 March 2004 Scott Ellington

Oct, 2000CMS Tracker Electronics1 APV25s1 STATUS Testing started beginning September 1 wafer cut, others left for probing 10 chips mounted on test boards.

Mathias Reinecke CALICE meeting Argonne EUDET module – Electronics Integration Contents -Next prototype : architecture -HCAL Base Unit (HBU)

Electrical Integration WBS Eric J. Mannel Columbia University Electronics Project Engineer VTX and FVTX.

16 – 17 Jul 02Andrew Werner TRD Monitor Tube Readout Electronics: Shaping Peter Fisher, Bernard Wadsworth, Andrew Werner MIT 1.

ISUAL Spectrophotometer Electronics C. Ingraham. 2NCKU UCB Tohoku CDR 9 July, 2001 Spectrophotometer Electronics C. Ingraham SP Electronics Functions.

Gunther Haller SiD LOI Meeting March 2, LOI Content: Electronics and DAQ Gunther Haller Research Engineering Group.

1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.

GLAST LAT ProjectSept 3, 2003 AntiCoincidnce Detector 1 GLAST Large Area Telescope: Planning Meeting September 3, 2003 AntiCoincidence Detector (ACD) Subsystem.

Jean-Marie Bussat – October 16, FPPA2000 Bias generator.

Preliminary measurements for the 8 channel prototype of SPD discriminator ASIC I.The 8 channel prototype. II.Status of the test. III.Noise. IV.Gain. V.Test.

GLAST LAT Project4 April 2005 LAT System EngineeringLAT Test Planning Meeting GLAST LAT GLAST LAT System Engineering Gamma-ray Large Area Space Telescope.

THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.

Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.

Front End DAQ for TREND. 2 Introduction: analog part 2015, feb 10 th.

THEMIS Instrument CDR 1 UCB, April 19-20, 2004 Boom Electronics Board (BEB) Engineering Peer Review Apr. 20, 2004 Hilary Richard.

GLAST LAT ProjectMarch 24, F Tracker Peer Review, WBS GLAST Large Area Telescope: Tracker Subsystem WBS F: On-Orbit Calibration and.

DAQ Development P. Roger Williamson Hansen Experimental Physics Laboratory Stanford University GLAST Collaboration Meeting GSFC February 10, 1999.

GLAST LAT Project – Cost and Schedule ReviewJanuary 27, 2004 AntiCoincidence Detector 1 GLAST Large Area Telescope: Cost/Schedule Review January 27, 2005.

GLAST LAT ProjectCAL Peer Design Review, Mar 17-18, 2003 P. Prat CNRS/IN2P3-LLR Ecole Polytechnique GLAST Large Area Telescope Calorimeter Subsystem Gamma-ray.

Time over Threshold Electronics for Neutrino Telescopes

Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.

GLAST LAT Project LAT System Engineering 1 GLAST Large Area Telescope: LAT System Engineering Pat Hascall SLAC System Engineering Manager

L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.

SDR 7 Jun Associated Electronics Package (AEP) Curtis Ingraham.

GLAST LAT Project4.1.7 G. Haller V2 1 GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S April Status Gunther.

B.Satyanarayana Department of High Energy Physics Tata Institute of Fundamental Research Homi Bhabha Road, Colaba, Mumbai,

Click to edit Master subtitle style Presented By Mythreyi Nethi HINP16C.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

GLAST LAT ProjectFace to Face, 14 April 2004 LAT System Engineering 1 GLAST Large Area Telescope: EGSE and Interface Verification Pat Hascall SLAC System.

GLAST Large Area Telescope LAT Flight Software System Checkout TRR Test Environment Sergio Maldonado FSW Test Team Lead Stanford Linear Accelerator Center.

DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.

CERN PH MIC group P. Jarron 07 November 06 GIGATRACKER Meeting Gigatracker Front end based on ultra fast NINO circuit P. Jarron, G. Anelli, F. Anghinolfi,

CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.

G. Kieft Nikhef Amsterdam Electronics- Technology PMT tubes PMT bases PMT asic’s Automatic tester for PMT bases Camac test set-up for PMT tubes LeCroy.

GLAST LAT ProjectDOE/NASA Peer Critical Design Review, March 19-20, 2003 D. Nelson 1 GLAST Large Area Telescope: Electronics, Data Acquisition & Instrument.

GLAST LAT ProjectSLAC Internal Review, April 16-18, 2002 LAT-PR Electronics and Flight Software WBS GLAST Large Area Telescope: Electronics,

GLAST LAT ProjectPMT Procurement Review May 24, 2002 AntiCoincidence Detector Design Overview 1 GLAST Large Area Telescope: AntiCoincidence Detector (ACD)

GLAST LAT ProjectACD CDR January 7 & 8, 2003 Section 8 EGSE, Performance Monitoring, Calibration 1 GLAST Large Area Telescope: AntiCoincidence Detector.

GLAST Large Area Telescope:

PADME Front-End Electronics

GLAST Large Area Telescope:

KLOE II Inner Tracker FEE

Calorimeter Mu2e Development electronics Front-end Review

Overview & status of SEU Test Bench

Functional diagram of the ASD

GLAST Large Area Telescope:

GLAST LAT System Engineering

GLAST Large Area Telescope:

Readout Electronics for Pixel Sensors

Readout Electronics for Pixel Sensors

Presentation transcript:

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 1 GLAST Large Area Telescope: AntiCoincidence Detector (ACD) Electrical Subsystem Review Gamma-ray Large Area Space Telescope

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 2 ACD Electrical Subsystem - Overview 194 Independent electrical channels Six primary and six secondary Front-End Electronics (FREE) circuit cards One High Voltage Bias Supply (HVBS) per FREE circuit card. Request to change to two HVBS Up to 18 Photomultiplier Tube (PMTs) per FREE circuit card One resistor network per PMT

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 3 ACD Electrical Subsystem - Block diagram FREE circuit card

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 4 ACD Electrical Subsystem – Component Status ComponentsFunctionStatus HVBSRequires +28 V supply; Outputs 0 V to 1500 V Designed and ready for fabrication; Awaiting electronics packaging design completion GAFEReceives PMT signal output; Generates VETO signals Track and Holds PMT signal pulse height 1 st generation in testing; 2 nd generation at the foundry GARCProcesses all commands from ACD Electronics Module (AEM) Transmits all ACD data to AEM Provides commands and control to the GAFE and HVBS 1 st generation design completely emulated in an FPGA 1 st generation at the foundry

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 5 GARC Development Front End Electronics (FREE) emulator. FPGA implementation of GARC GARC test board PAD FRAME OF TANNER I/O CELLS LVDS CELLS LOGIC CORE VDD RAIL GND RAIL SIGNAL ROUTING TO PAD FRAME GARC Layout Held design review at GSFC in July ’02 – no serious issues First generation is due August ‘02. FPGA implementation was tested. FREE FPGA emulator board is successfully communicating with the AEM at SLAC and GSFC

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 6 GAFE Development Preliminary test set-up for ACD first- generation analog ASIC (GAFE) VETO output from a 1 MIP signal input to the GAFE. Held design review at GSFC in July ’02 – no serious issues First generation: VETO and noise measurements of the analog section meet specifications. Some problems in the digital section and in the low-gain PHA linearity (secondary function) Second generation is due in August ‘02.

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 7 High Voltage Bias Supplies

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 8 HVBS Interfaces

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 9 Electrical Subsystem – Schedule Components Completion Date HVBS Development Unit Testing Engineering Unit testing Flight Unit ready for I&T 8/26/02 1/21/03 7/14/03 GAFE 1 st Generation fabrication 2 nd Generation fabrication 3 rd Generation fabrication Flight unit fabrication 10/26/01 5/13/02 9/23/02 3/03/03 GARC 1 st Generation fabrication 2 nd generation fabrication Flight unit fabrication 5/13/02 9/23/02 3/03/03 Components Completion Date Resistor Network Engineering units testing Flight units ready for I&T 7/08/02 7/30/03 PMT subassembly Engineering unit testing Flight units ready for I&T 8/12/02 10/09/03 FREE Circuit Card Development Unit Testing Engineering Unit testing Flight Unit ready for I&T 11/06/02 4/24/03 12/01/03 Float15 weeks

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 10 End of Presentation

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 11 ASIC Design Review - GARC Issues/recommendationsStatus Power trace width might not meet process specs G. Haller checked with Agilent and it is OK. State machine design could be susceptible to SEU. Encode using One- hot or Triple Modular Redundancy (TMR) Current design is acceptable because the SEU rate is negligible. LVDS drivers are more sensitive to latch- up because of the higher current. Radiation test should be performed All ASICs will undergo radiation testing

GLAST LAT ProjectDelta PDR/Baseline Review July 29-August 1, 2002 Section 7.3 AntiCoincidnce Detector Technical Status 12 ASIC Design Review - GAFE Issues/ RecommendationsStatus Resistors are constructed in N-wells. Use poly resistors for better performance. Being investigated (need more ASIC area) High-value resistors that are used for charge splitting should be reduced Being investigated Investigate the system level noiseCurrent noise spec is 5x less than 0.1 MIP threshold (400  V). Measured shaping amp output is 1.3 mV. Pulse height analysis accuracy will vary with temperature, signal level and power Thermal cycling. Measured 6% to 6.5% variation of gain over temperature range.