Peter-Bernd Otte – Sep. 2009 CB collaboration meeting, Edinburgh.

Slides:



Advertisements
Similar presentations
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
Advertisements

Programmable Logic Devices
ESODAC Study for a new ESO Detector Array Controller.
Reconfigurable Computing - Clocks John Morris Chung-Ang University The University of Auckland ‘Iolanthe’ at 13 knots on Cockburn Sound, Western Australia.
Moving NN Triggers to Level-1 at LHC Rates Triggering Problem in HEP Adopted neural solutions Specifications for Level 1 Triggering Hardware Implementation.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
PICS / Microcontrollers
INPUT-OUTPUT ORGANIZATION
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Juanjo Noguera Xilinx Research Labs Dublin, Ireland Ahmed Al-Wattar Irwin O. Irwin O. Kennedy Alcatel-Lucent Dublin, Ireland.
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.
Digital Design Strategies and Techniques. Analog Building Blocks for Digital Primitives We implement logical devices with analog devices There is no magic.
Operating System Review September 10, 2012Introduction to Computer Security ©2004 Matt Bishop Slide #1-1.
Unit 9 Multiplexers, Decoders, and Programmable Logic Devices
Input/ Output By Mohit Sehgal. What is Input/Output of a Computer? Connection with Machine Every machine has I/O (Like a function) In computing, input/output,
MICROPROCESSOR INPUT/OUTPUT
High-Level Interconnect Architectures for FPGAs Nick Barrow-Williams.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
J. Christiansen, CERN - EP/MIC
Programmable Logic Devices
A2 collaboration meeting Feb 2011, Peter-Bernd Otte A2 Collaboration Meeting Feb 2011 – Peter-Bernd Otte Status New Trigger & Beam Polarimetry polarised.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Basic Sequential Components CT101 – Computing Systems Organization.
Development of an ASIC for reading out CCDS at the vertex detector of the International Linear Collider Presenter: Peter Murray ASIC Design Group Science.
1 Jyväskylä contribution to EMCal / PHOS trigger.
Ideas about Tests and Sequencing C.N.P.Gee Rutherford Appleton Laboratory 3rd March 2001.
Xiangming Sun1PXL Sensor and RDO review – 06/23/2010 STAR XIANGMING SUN LAWRENCE BERKELEY NATIONAL LAB Firmware and Software Architecture for PIXEL L.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
Peter-Bernd Otte - 8 th March 2010 CB collaboration meeting, Mainz.
SL1Calo Input Signal-Handling Requirements Joint Calorimeter – L1 Trigger Workshop November 2008 Norman Gee.
Electronic Analog Computer Dr. Amin Danial Asham by.
M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
ADC – FIR Filter – DAC KEVIN COOLEY. Overview  Components  Schematic  Hardware Design Considerations  Digital Filters/FPGA Design Tools  Questions.
VULCAN Handshake June Purpose Control system tracks – Proton charge on target – # of neutrons received by detector – # of neutrons..
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
Digital Circuits Introduction Memory information storage a collection of cells store binary information RAM – Random-Access Memory read operation.
Teaching Digital Logic courses with Altera Technology
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Update on works with SiPMs at Pisa Matteo Morrocchi.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
Development of new DAQ system at Super-Kamiokande for nearby supernova A.Orii T. Tomura, K. Okumura, M. Shiozawa, M. Nakahata, S. Nakayama, Y. Hayato for.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
FONT5 digital feedback boards
This chapter in the book includes: Objectives Study Guide
Sequential Logic Design
Modeling event building architecture for the triggerless data acquisition system for PANDA experiment at the HESR facility at FAIR/GSI Krzysztof Korcyl.
MoNA detector physics How to detect neutrons. Thomas Baumann NSCL.
VLSI Testing Lecture 5: Logic Simulation
Data Acquisition System for Gamma-Gamma Physics at KLOE
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Instructor: Dr. Phillip Jones
FIT Front End Electronics & Readout
Electronics for Physicists
This chapter in the book includes: Objectives Study Guide
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
FPGA-based Time to Digital Converter and Data Acquisition system for High Energy Tagger of KLOE-2 experiment L. Iafolla1,4, A. Balla1, M. Beretta1, P.
Sergey Abrahamyan Yerevan Physics Institute APEX collaboration
The PrimEx-I Experiment
Commissioning of the ALICE-PHOS trigger
Electronics for Physicists
The LHCb L0 Calorimeter Trigger
Presentation transcript:

Peter-Bernd Otte – Sep CB collaboration meeting, Edinburgh

 All modern experiments rely on FPGA triggers ◦ GSI, ATLAS, CMS,...  Our FPGA Møller trigger works reliable  New trigger for our entire experiment: ◦ works in parallel to the existing trigger ◦ ability to map the existing trigger logic ◦ can perform far much more advanced triggering  But: What is an FPGA? ◦ semiconductor device, great capabilities

 Think of: building trigger electronics 1.take CAMAC/NIM logic modules (AND/OR) 2.set it up:  using cables  program modules  So far so good: ◦ What if it becomes more complex?

Scale: mm  More sophisticated trigger electronics: inputoutput Scale: meters

 Can act as: logic, scaler, TDC, …  is smaller, faster, needs less power, cheaper output input clock logic cell („modules“): programmable switches Interconnection (“cables”): Comparison: FPGA...  “has” 1000’s of modules and cables  ~300 I/O signals  configuration via software (behaviour of cells and interconnection)

 New electronic cards already ordered  „VUPROM 2“ from GSI ◦ also and ◦ FPGA: „Virtex 4“ from Xilinx, 400 MHz ◦ 224 inputs, 32 outputs, LVDS ◦ 6U form factor ◦ VMEbus connectivity ◦ cheap: 2k€ apiece ◦ 10 cards ordered

 With new hardware: Possible to include all detectors ◦ All CB crystals (672x  720 cable pairs) ◦ All PID stripes (24x) ◦ Inner TAPS crystals (72x) ◦ Tagger channels (352x) ◦ Endpoint Tagger (~64x) ◦ TOF-Panels ◦ Energy sum  Feasibility unknown: ◦ Remaining TAPS crystals and vetos  Request to responsible experimentalists!  =1232x

 Algorithm steps 1.Load hit pattern 2.Shrink clusters (using set of rules) 3.Count number of cells = number of clusters 4.If desired cluster count  trigger!  “cellular automata logic” (each crystal = cell) crystal scheme of CB (coffee break)  more details:

 during July run  128 crystals used for test (~ 20% of CB)

 Required time only ~140ns  Sample results for cluster count = 3  Works reliably, next: whole CB & more  Check: efficiency, purity, simulation  essential for each new trigger algorithm (a)(b)(c)

 Enough inputs: ◦ feasible to include signals from all detectors  New trigger electronics will be installed ◦ in parallel to existing  Request to experimentalists: ◦ Allocate digital signals from different apparati ◦ New trigger algorithms  Grant: ◦ strike up a discussion during coffee break (coffee break)

Thank you for your attention

For the coffee break: Peculiarities of FPGA? New trigger compounds Cellular Cluster Counter Algorithm in greater detail

Field-programmable gate array

 Semiconductor device that can be configured via software  Architecture: ◦ logic blocks (~1 0 6 ) (LUTs, adder, etc.) ◦ routing matrix ◦ I/O pads

microprocessorFPGA (electronics) Input u, v and w Output z  Important difference: Concurrent processing ⇔ unlike microprocessors  Example: sequential

New trigger compounds (what is possible) Comparison to old trigger

 Included detectors: ◦ Crystal Ball, TAPS, PID  Triggering on: ◦ cluster count (simple logic) ◦ energy sum (in CB only) ◦ charged particles involved (PID-OR)  Disadvantages: ◦ cluster count only a rough estimate ◦ no complex conditions  (e.g. “planar 2 body hit, one uncharged”) ◦ hard to apply changes ◦ not all detectors included ◦ some trigger relevant signals not recorded New Trigger can remove all disadvant.

 Planned so far: ◦ Improved cluster counter (cellular automata logic) ◦ Cluster counter for charged/uncharged particles ◦ Detect planar events ◦ Møller trigger ◦ Include:  CB crystals, PID, inner TAPS and Tagger

 Is it possible to trigger on TAPS? ◦ Inner rings  standard electronics  Yes. ◦ Rest of TAPS  T. Rostomyan building analog splitter  More digital signals welcome: o Č, TOF, endpoint tagger, test paddles, etc.

 Possible (new) trigger compounds: ◦ time ◦ time (signal duration & distance) EACH ◦ handle EACH input channel differently input pattern ◦ certain input pattern (AND, OR, …) sequence ◦ certain sequence of signals (1st … then …) ◦ record ◦ record intermediate trigger steps with data  Limit: space on FPGA (number of logic cells)

Cellular Cluster Counter Algorithm

 Cellular automata, basic declarations: ◦ Each crystal in CB is represented as a “cell”  Each cell: ◦ has a status (marked/unmarked) ◦ knows status of 10 neighbours: ◦ can only toggle its own status

 Algorithm steps 1.Load hit pattern into cells 2.Apply “replacement rules”, until no more changes occur (  see next slide) 3.Count number of marked cells = number of clusters 4.If desired number of clusters  trigger

 15 replacement rules 1.Leave cluster number constant 2.No overlap between rules 3.Relevant neighbours vary  Colour code: + their rotated versions Not for up/down cells at the same time

 Problem: Stops, if holes are bigger than 1 crystal  Fortunately not critical: happens only ~once a day