FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester.

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

SolidWorks 3D Modeler for Altium Designer 6.
Muon EDR: Chamber design M2/3 R1/2 16/04/20031T.Schneider/LHCb Muon EDR 1.General description - AW read out -Cathode pad read out -HV supply 2.Details.
Manchester 09/sept/2008A.Falou & P.Cornebise {LAL-Orsay}1 CALICE Meeting/ Manchester Sept 2008 SLAB Integration & Thermal Measurements.
A vertical-flexure CCD module Bruce C. Bigelow University of Michigan Department of Physics 10/7/04.
ORCAD Suite Using Layout Drew Hall. Motivation ORCAD is an entire software suite Schematic Schematic Simulation Simulation Layout Layout ECO (Engineering.
Printed Circuit Board Design
Embedded Programming and Robotics Lesson 6 Mechanical Assembly 1.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Simple Layout Class 2 zzz 2011/12/16
EUDET Annual Meeting, Munich, October EUDET Beam Telescope: status of sensor’s PCBs Wojciech Dulinski on behalf.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
1 HV Bias Power Patch Panel for Scintillator KLM Gerard Visser Xiaowen Shi overview Schematics layout Parts.
Chiho Wang ATLAS TRT Duke University CERN, Feb TRT Barrel assembly status & schedule Feb. 9, 2005.
Setting up the Ricoh C305 Press F5 to start the Presentation
Activities Status and Plan for the week D. Giugni / INFN Milano D. Giugni Monday Meeting
LSU 09/12/2013Electronics - SkeeterSat1 Building SkeeterSat Inventory Components  Identify components Use the parts list and assembly manual  Tape to.
GigaTracker Working Group meeting Status of the GTK_carrier /03/2015.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
HKN Altium Workshop Basic Altium Workshop Friday, September 28th, 2007 HKN Brandon Gilles & Chris Mintle.
L. Greiner 1IPHC meeting – May 7, 2012 STAR HFT Plans for the next year A short report on HFT/PXL plans for post May 2012 TPC – Time Projection Chamber.
Silicon Meeting July 10, 2003 Module and Stave Production Status James Fast Fermilab.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.
DOE Rev of Run IIb Sep 24-26, Detector Production WBS James Fast Fermilab.
Chamber construction Construction Tools Production sites Assembly Sequence (“travelers”) Manpower P. Campana LNF – LHCb Muon EDR Cern April 16 th, 2003.
Application: Medical Electronics Functional Requirements: Structurally intact; low thermal expansion Competing Technology: Stamped flat base, welded wire.
ATLAS PIXEL SYSTEM OVERVIEW M. Gilchriese Lawrence Berkeley National Laboratory March 11, 1999.
16/04/20031PNPI / LHCb Muon EDR Wire Pad Chambers PNPI design for regions R4 in Stations M2,M3,M4  4 gas gaps of 5mm±70µm;  Active area: 1224x252.8 mm².
29-Jun-09H. Henschel DESY (Zeuthen) 1 Frontend Interface Summarize.
Chiho Wang Duke University 1 TRT Barrel integration Status / Schedule Chiho Wang.
MFT WG5: ladder disk and global assembly Stéphane BOUVIER & Sébastian HERLANT MFT WG7: Mechanics and Thermal studies Jean-Michel BUHOUR & Emili SCHIBLER.
AHCAL Electronics. Status Commissioning Mathias Reinecke for the AHCAL developers HCAL main meeting Hamburg, Dec. 10th, 2009.
Pads Assembly- Zamiatin Si Detector – ELMA/Dubna/MSU Interface Board – dubna/baskagiv Carrier Board -dubna/baskagiv Pre-Amp –sleniov(analog) Basilev-dubna.
Possible types of module Si/W CALORIMETER CONCEPT Si/W CALORIMETER CONCEPT G.Bashindzhagyan Moscow State University June 2002 Internal structure (not in.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
ASSEMBLING THE PCB Have the PCB in front of you as shown. Make sure there are no copper tracks showing. This side is called the component side.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
AHCAL Electronics. Status and Outlook Mathias Reinecke for the AHCAL developers CALICE Days DESY Hamburg, March 31st, 2009.
Integration of the MVD Demonstrator S. Amar-Youcef, A. Büdenbender, M. Deveaux, D. Doering, J. Heuser, I. Fröhlich, J. Michel, C. Müntz, C. Schrader, S.
Chiho Wang ATLAS TRT Duke University CERN, Sep Barrel integration status.
Hybrid and Module Status 1. Hybrid Delivery First hybrids over-etched and shrunk due to changes in design and mistakes in manufacturing – Shrinkage for.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
DOE CD-2/3a Review of the BTeV Project – December 14-16, BTeV Pixel Detector Pixel Module Assembly and Half-Plane Assembly Guilherme Cardoso James.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
Making it at home. What is a PCB ?  A PCB contains a fiber glass epoxy board with thin copper layers attached to it.  A photographic process is used.
Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.
ELECTRIC VEHICLE PROJECT CAR BUILDING PROCEDURES BY: PIERRE PEASHA CENTENNIAL HIGH SCHOOL BAKERSFIELD, CA.
Daniel EsperanteIFIC – 14 Jun 2013 Probe Card prototyping status.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
Infrastructure & issues and solutions for ATLAS Upgrade Hybrid/Module strip bonding Fred Doherty, Joe Ashby, Fiona McEwan & Calum Gray ATLAS Upgrade Module.
Development of T3Maps adapter boards
Status of the TPC readout electronics
Schedule So far: academic exercise to check if all makes sense
ALICE-MFT-WP5-FPC- vidyo
ob-fpc: Flexible printed circuits for the alice tracker
detector development readout electronics interconnects bump bonding
WELCOME.
What determines impedance ?
Flex Status A.Nomerotski, 4 May 2010.
SALTRO16 activities in Lund
Perugia SuperB Workshop June 16-19, 2009
Possible types of Si-sensor: SILICON CALORIMETRY FOR A LINEAR COLLIDER G.Bashindzhagyan, Il Park August Silicon sensor.
Presentation transcript:

FE-I4a Single Chip Card issues V. Tyzhnevyi HEP group, University of Manchester

Cut-out region (1) 19mm 45mm 1)In order to host bulky structure consisting of PYREX+microchannels (~2.5mm) and save possibility of good bonding we are thinking of making cut-out in the SCC board; 2)If we cut out AGND plane (19x45mm2) we lose AGND connection of AGND trace which hosts 8 wire bonds; 3)There is a digital ground plane (2 nd internal ground plane layer) behind AGND plate brought to C66, C67 capacitors (bottom layer) that will be broken by the cut-out; 4)Both problems can be solved by soldering both AGND and DGND traces through wires to proper grounds. However, this problem is very crytical for AGND as it may influence performance of the readout electronics; AGND plane AGND trace

Cut-out region (2) Alternative approach 1)Leave board as it is and try to make bonding even if there is a large height difference between readout electronics and SCC board; 2)It is necessary to make preliminary bonding trials; 3)We can use Si sensor mock-up (Si plate covered with Ti/Pd metal layer) to emulate bonding pads of readout electronics and empty (not populated) silver finished FE-I4a SCC board; 4)For that purpose it is necessary to order an FE-I4a SCC board. One of the possible suppliers is porviding 5 and 10 days turnaround service; 5)Longer term option would be to change the design in such a way that it could host cut-out without breaking AGND and DGND connections;

Schedule (preliminary) Submission of the board for fabrication (either tomorrow or next Monday 8 th of October) + 5 or 10 days turnaround service. So, the actual boards would arrive either by 8 th or 13 th October (5 days turnaround service); We can submit FE-I4a SCC 1.0 rev even tomorrow as Gerber files are already prepared (additional holes should be added for the mechanical support of overall microcooling setup); FE-I4a SCC 1.1 rev (current board) is not ready for submission as Gerber files should still be generated. Altium Designer (a new tool for our group) should be used for that purpose. Can take quite a while; Before board arrives, we can design mechanical support; After the board arrives – test bonding, test thermal properties of the microcooling system+mockup of readout electronics, final assembly if the tests are successful;