Adding the TSE component to BANSMOM system and Software Development m5151117 Yumiko Kimezawa October 4, 20121RPS.

Slides:

Advertisements

Similar presentations

RTOS with NiosII Stig Dyngeland Pia Katrin Berge Iago Martin Eraso.

Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation

Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.

Maciej Gołaszewski Tutor: Tadeusz Sondej, PhD Design and implementation of softcore dual processor system on single chip FPGA Design and implementation.

Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.

1 Performed By: Khaskin Luba Einhorn Raziel Einhorn Raziel Instructor: Rivkin Ina Spring 2004 Spring 2004 Virtex II-Pro Dynamical Test Application Part.

Travis Reed Todd Hummel Kwan-Truc. Concept USB 1.1 SPI b.

A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)

Performed by: Rami May, Roee Cohen Instructor: Daniel Alkalay המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.

Technion Digital Lab Project Xilinx ML310 board based on VirtexII-PRO programmable device Students: Tsimerman Igor Firdman Leonid Firdman Leonid.

Ethernet Bomber Stand-Alone / PCI-E controlled Ethernet Packet Generator Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Characterization.

Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.

Coordinate Based Tracking System

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.

Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Started: Spring 2008 Part A final Presentation.

Ethernet Bomber Ethernet Packet Generator for network analysis Oren Novitzky & Rony Setter Advisor: Mony Orbach Spring 2008 – Winter 2009 Midterm Presentation.

Dr. Kimberly E. Newman Hybrid Embedded wk3 Fall 2009.

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

USB 2.0 to SD-Card File Transfer

OS Implementation On SOPC Final Presentation

PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.

General Purpose FIFO on Virtex-6 FPGA ML605 board midterm presentation

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

General Purpose FIFO on Virtex-6 FPGA ML605 board Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf 1 Semester: spring 2012.

By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.

Optimization of System Performance using OpenMP m Yumiko Kimezawa May 25, 20111RPS.

1.  Project Goals.  Project System Overview.  System Architecture.  Data Flow.  System Inputs.  System Outputs.  Rates.  Real Time Performance.

NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,

Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.

Lecture 18 Lecture 18: Case Study of SoC Design ECE 412: Microcomputer Laboratory.

Research Summary and Schedule m Yumiko Kimezawa August 1, 20121RPS.

Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.

OS Implementation On SOPC Midterm Presentation Performed by: Ariel Morali Nadav Malki Supervised by: Ina Rivkin.

1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

1 Nios II Processor Architecture and Programming CEG 4131 Computer Architecture III Miodrag Bolic.

2012/03/06 匡建慈. goals  To build a multi-core platform with Hadoop environment.  Hardware architecture  What is Hadoop ?  What to do and what we have.

Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.

Towards the Design of Heterogeneous Real-Time Multicore System m Yumiko Kimezawa February 1, 20131MT2012.

© 2010 Altera Corporation—Public Easily Build Designs Using Altera’s Video and Image Processing Framework 2010 Technology Roadshow.

CDR- Digital Audio Recorder/Player Brian Cowdrey Mike Ingoldby Gaurav Raje Jeff Swetnam.

NIOS II Ethernet Communication Final Presentation

Towards the Design of Heterogeneous Real-Time Multicore System Adaptive Systems Laboratory, Master of Computer Science and Engineering in the Graduate.

Performed by: Nadav Haklai Noam Rabinovici Instructor: Mike Sumszyk Spring Semester 2010 המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.

1 Presented By: Eyal Enav and Tal Rath Eyal Enav and Tal Rath Supervisor: Mike Sumszyk Mike Sumszyk.

Network On Chip Platform

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Project performed by: Naor Huri Idan Shmuel.

Research Progress Seminar

Additional Hardware Optimization m Yumiko Kimezawa October 25, 20121RPS.

Senior DesignSoftware-1Seattle Pacific University High-level Software Design Context Diagram Connections between major components Synchronization with.

Advanced Hardware/Software Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Adapted Systems.

Ethernet Bomber Ethernet Packet Generator for network analysis

S Yumiko Kimezawa A design of the ECG prototype system for two leads November 5, 20101Preliminary presentation.

Simple Socket Server m Yumiko Kimezawa September 19, 20121RPS.

Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.

Development of the Electronic Circuit in High Frequency SLR Based on FPGA Chong CHEN, Cunbo FAN, Zhenwei LI, You ZHAO.

System Programming Basics Cha#2 H.M.Bilal. Operating Systems An operating system is the software on a computer that manages the way different programs.

Real Time Systems Lab. 1 AV1394 Board : Now and Future Real Time Systems Lab. Myung Jin (Daniel), Lee.

Investigation of BANSMOM System m Yumiko Kimezawa February 3, 20121RPS.

January 21, 2011GT20101 Multicore SoC Architecture and Prototyping for Parallel ECG Processing s Yumiko Kimezawa Supervised by Prof. Abderazek Ben.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.

February 1, 2011GT20101 Multicore SoC Architecture and Prototyping for Parallel ECG Processing s Yumiko Kimezawa Supervised by Prof. Abderazek Ben.

Software and Communication Driver, for Multimedia analyzing tools on the CEVA-X Platform. June 2007 Arik Caspi Eyal Gabay.

Depth Analysis With Stereo Cameras

HIBI_PE_DMA Example.

THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT

My First Nios II for Altera DE2-115 Board

Avalon Switch Fabric.

Serial Data Hub (Proj Dec13-13).

Introduction to Digital Signal Processors (DSPs)

Presentation transcript:

Adding the TSE component to BANSMOM system and Software Development m Yumiko Kimezawa October 4, 20121RPS

Outline Previous Work -Implementing a Triple-Speed Ethernet (TSE) component (Hardware) Current Work -Adding the TSE component to BANSMOM system -Software Development (unfinished) Future Work October 4, 20122RPS

Triple-Speed Ethernet (TSE) part Components -Triple-Speed Ethernet -TX SDGMA -RX SGDMA October 4, 2012RPS3 Stratix III ? Transfer Receive Host PC dispensable User Interface

Optimized HW October 4, 2012RPS4 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet Block diagram of optimized hardware 1: Signal Reading

Optimized HW October 4, 2012RPS5 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet Block diagram of optimized hardware 2: Filtering

Optimized HW October 4, 2012RPS6 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet Block diagram of optimized hardware 3: Processing

Optimized HW October 4, 2012RPS7 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet Block diagram of optimized hardware 4: Display & Transferring data

Software Development Creating a NicheStack TCP/IP stack and MicroC-OS/II Now, I am investigating October 4, 2012RPS8

Software Architecture Model October 4, 2012RPS9 Nios II Processor system hardware Application Application-specific system initialization HAL API Micro C/OS - II NicheStack TCP/IP Stack software component Software device driver Software Hardware The onion diagram shows the architectural layers of a Nios II MicroC/OS-II software application

Future Work Investigating NicheStack TCP/IP stack and MicroC-OS/II to get data from shared memory and send it to the host PC October 4, 2012RPS10

October 4, 2012RPS11

Optimized HW (Proposal) October 4, 2012RPS12 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet

Optimized HW (Proposal) October 4, 2012RPS13 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet

Optimized HW (Proposal) October 4, 2012RPS14 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet

Optimized HW (Proposal) October 4, 2012RPS15 : Data flow : Control signal : Data flow : Control signal Graphic LCD Controller Master CPU Memory Master CPU Memory Master CPU Timer Graphic LCD Graphic LCD LED JTAG UART JTAG UART PPD ModuleMaster Module LED Controller LED Controller Avalon Bus FIR Filter Timer PPD CPU Memory PPD CPU External Memory External Memory Shared Memory Shared Memory FPGA Raw ECG data Ethernet PHY Ethernet PHY TSE MAC TX SGDMA TX SGDMA Ethernet Block diagram of optimized hardware