Tbp’s early involvement Gerard Elema&Marcel Swinnen DfM expertDfT expert.

Slides:



Advertisements
Similar presentations
Z. Stamenković 1, M. Giles 2, and F. Russi 2 1 IHP GmbH, Frankfurt (Oder), GERMANY 2 Synopsys Inc., Mountain View, CA, USA 13th IEEE European Test Symposium,
Advertisements

Ch. 6 Master Production Scheduling
Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
Copyright 2001, Agrawal & BushnellLecture 12: DFT and Scan1 VLSI Testing Lecture 10: DFT and Scan n Definitions n Ad-hoc methods n Scan design  Design.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco ConfidentialPresentation_ID 1 ECID vs Device ID Bill Eklow Cisco.
Presentation of 2007 Annual Results Neways Electronics International N.V. 26 February 2008.
Developing Products and Services. © 2008 Pearson Prentice Hall --- Introduction to Operations and Supply Chain Management, 2/e --- Bozarth and Handfield,
Advancing. Manufacturing. IT. OAGi/NIST Workshop on Open Cloud for Smart Manufacturing Jon Siudut.
Speedstack: PCB Stack Up Data Exchange Using IPC-2581 Rev B
Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.
Copyright 2001, Agrawal & BushnellDay-2 PM Lecture 121 Design for Testability Theory and Practice Lecture 12: System Diagnosis n Definition n Functional.
Coldfire Computer Final Presentation Josh Hudgins Randy Jedlicka Drew Larson Project Staff:
JTAG testing with XJTAG. XJTAG – Not what you have thought of…
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
The Accountant’s Role in the Organization
Slide 1 USR Technologies BGA and Repair SMT Processes TH Assembly Testing Engineering Quality Assurance.
Chapter 11 Purchasing, innovation and quality management
Igal Kaptsan Research Director Applied Research, Bentley Systems Change Management.
Developing Products and Services
EADS TEST & SERVICES TS/EL/T N°08_04/08 Page 1© Copyright EADS TEST & SERVICES 2008 Engineering Process for Systems Testability Analysis. Presentation.
How DfM – Virtual Prototype, General approach.
Body Level One Body Level Two Body Level Three Body Level Four Body Level Five TT IMS Romania.
The printed circuit board (PCB) design
Developing Products and Services Chapter 15. Text: Quality Management 5 th edition Authors: David Goetsch & Stanley Davis Where appropriate reference.
AN INVESTIGATION INTO THE REQUIREMENTS OF A PC-BASED LEARNING ENVIRONMENT FOR THE EDUCATION OF MICROELECTRONIC TEST ENGINEERING Joseph Walsh and Ian Grout.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
World Class Manufacturer of Printed Circuit Boards.
Slide 1 IEM 5303 Advanced Manufacturing Systems Design  2000 Dennis McInerney with permission from John W. Nazemetz December 6, 2000 Application of Computer.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
© 2007 Wiley Chapter 3 - Product Design & Process Selection.
We buy good boards! (Improve yield from design to production) Christophe LOTZ ASTER Technologies IEEE 8 th International.
1 RF Vector Impedance Analyser Josh McIntyre Supervisor: Nasser Asgari.
CAM-I Scalable Flexible Manufacturing Initiative NGMS Task 6.1.
IPC Physical Test Concerns Printed board assembly functional test equipment is usually very expensive and requires highly skilled personnel.
1 Click to edit Master title style ROCKWELL COLLINS STEP VISION Jack R. Harris Director, Advanced Manufacturing Technology Rockwell Collins
0 iNEMI Board and System Manufacturing Test TIG Update Phil Geiger 2008 IEEE Board Test Workshop Sep 08.
Copyright © 2014 McGraw-Hill Higher Education. All rights reserved. CHAPTER 5 Manufacturing and Service Process Structures McGraw-Hill/Irwin.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
© 2009 Rockwell Collins, Inc. All rights reserved. From Paper Based Analysis to Model Based Analysis: Applications of AP 210 at Rockwell Collins April.
Information Systems Engineering. Lecture Outline Information Systems Architecture Information System Architecture components Information Engineering Phases.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
Operations Management Optimising operations. The aim of an OM system is to extract maximum productivity and quality from the production process. This.
SOLUTION What kind of plan do we need? How will we know if the work is on track to be done? How quickly can we get this done? How long will this work take.
Enterprise resource planning (ERP)
The printed circuit board (PCB) design §PCB design is part of the design process of a product in electronics industry. §PCB is a piece of insulating plastic.
TE-MPE-EM Design Office William Billereau 29/11/
© Aeroflex Ltd 2013 The copyright in this document is the property of Aeroflex Ltd and is supplied on the express terms that it is treated as confidential.
On the way to multidimensional Inspection and Test The paradigm change of electrical test by ESA © GOEPEL electronic 2013 Exlusive presentation for UK.
5 © The McGraw-Hill Companies, Inc., 2002 McGraw-Hill/Irwin 5 5 Slide 5-1 Target Costing,Theory of Constraints, and Life-Cycle Cost.
SYNERGISE PCB INC. The best partner with your grow up Target: Satisfy customer requirements Our Vision: Mutual trust and benefits.
Developing Products and Services. ©2006 Pearson Prentice Hall — Introduction to Operations and Supply Chain Management — Bozarth & Handfield Chapter 6,
Chapter 13 Logistics and Channel Management.
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
AVR JTAG Interface The JTAG (Joint Test Action Group) development started about 1985 as a method to test populated circuit boards after manufacture. The.
VLSI Testing Lecture 14: System Diagnosis
Agile Manufacturing Service Guide
OCP document guideline
VLSI Testing Lecture 15: System Diagnosis
OCP Design Contribution Wiwynn Debug Card Introduction
Outsourcing Strategies
Company Name & Logo Project Name Date.
Wiwynn OCP Design Contribution Guideline
SESSION 5: Cadence / EMA / Moog Workshop: Derived Outputs, Legacy ECAD Tool Conversion, and Constraint Manager for OrCAD Thu, Oct 18, :00 AM -
Chapter 13 Logistics and Channel Management.
QFD & FMEA Linkage Requirements & Specifications
Table of contents 1. Introduction – your product, sketch, description, functionality, variants 2. Bill of materials 3. Manufacturing process- block diagram.
Presentation transcript:

tbp’s early involvement Gerard Elema&Marcel Swinnen DfM expertDfT expert

2 EMS, production of electronics for third parties (B2B) development, test engineering, assembly, testing and box building responsible for complete supply chain high-end, high mix the business of perfection

3 turnover€ 30 million locations2 employees130 customers50+ floor space8.000m 2 ISO-9001:2008, AQAP-2120:2009 ISO (roadmap 2014) JTAG AAP (Approved Application Provider) the business of perfection

4 our mission the tbp Way of Life is a process of cooperation with our customers to maximize the manufacturability and testability of a design resulting in higher quality and lower “hidden costs” for you as our customer

5 customer concept of functionality customer concept of functionality tbp manufacturability advise testability advise tbp manufacturability advise testability advise customer concept of product/design customer concept of product/design tbp DfX analysis report tbp DfX analysis report customer final product/design data awareness “hidden cost” customer final product/design data awareness “hidden cost” tbp percentage slip-through lowest TCO tbp percentage slip-through lowest TCO customer design flow tbp early involvement process phase 0 phase 1 phase 2

6 10 ± 3 DPMO 86,5 77,5 58,5 39 IPC7912 why DfX – Design for eXcellence

7 customer design idea (in block diagram) batch size and year volume of product traceability customer design idea (in block diagram) batch size and year volume of product traceability tbp DfM rules data-exchange guidelines ABC component list tbp DfM rules data-exchange guidelines ABC component list customer full BOM CAD data, preferably in ODB++ (component and outer copper layers) customer full BOM CAD data, preferably in ODB++ (component and outer copper layers) tbp DfM report containing: component placement check footprint check tbp DfM report containing: component placement check footprint check customer full BOM CAD data, preferably in ODB++ (complete design ) customer full BOM CAD data, preferably in ODB++ (complete design ) tbp DfM report containing: analysis of makeability footprint check component placement check netlist analysis tbp DfM report containing: analysis of makeability footprint check component placement check netlist analysis design Design for Manufacturing (DfM) phase 0 phase 1 phase 2

8 customer design idea (in block diagram) batch size and year volume of product traceability customer design idea (in block diagram) batch size and year volume of product traceability tbp DfT rules data exchange guidelines tbp DfT rules data exchange guidelines customer schematics in EDIF 2.0 or Cadence Allegro format schematics in searchable PDF full BOM if possible, BSDL files customer schematics in EDIF 2.0 or Cadence Allegro format schematics in searchable PDF full BOM if possible, BSDL files tbp DfT report containing: preliminary test coverage preliminary test strategy preliminary slip-through do-file tbp DfT report containing: preliminary test coverage preliminary test strategy preliminary slip-through do-file customer CAD data, preferably in ODB++ possibly new schematics possibly adjusted BOM customer CAD data, preferably in ODB++ possibly new schematics possibly adjusted BOM tbp DfT report containing: final test coverage final test strategy percentage slip-through tbp DfT report containing: final test coverage final test strategy percentage slip-through design Design for Test (DfT) phase 0 phase 1 phase 2

9 production faults are unavoidable during assembly process (DPMO) a test coverage of 100% is unrealistic (technical) slip-through is the amount of boards which are passing the test strategy and still may contain production faults at customer side slip-through will be calculated in advance slip-through explained

10 test methods X-ray AOI FPT ICT BST combination test FT IEEE & IEEE

11 DfT – way of working test strategy “as is”: AOI + FPT + BST test strategy “as advised”: AOI + FPT + EBS test quality x 4,7

12 NIKHEF - HAM base promise 2 via structural tests the slip-through can be reduced to 0,08 % less functional test or no functional test at all at board level

13 the most cost efficient structural test method which can also test components functionally what can be tested? pcba with mixed analogue and digital technology pcba with only analogue technology cost reduction versus functional testing automated testing minimum troubleshoot effort EBS test – Extended Boundary Scan test

14 production customer MES logistics quality data reports BOM materials (jit)visual aids SPC Manufacturing Execution System

15 “early involvement” “early involvement” generates “best buy” during product lifecycle conclusion

16 questions ©tbp electronics bv

17 EBS test – block diagram ©tbp electronics bv TAP1 TAP2 JTAG USB SPI ADC DAC MATRIX CNTRL TO UUT TAP TO UUT EXT 64 FLEX. I/O 64 I/O Plug-in module (ADC,DAC,CC,CV) Plug-in module (ADC,DAC,CC,CV) 16x SCOPE 8 SCOPE CH. USB HUB USB HUB 64 I/O 128 I/O 1 2 3

18 EBS test – block diagram ©tbp electronics bv TAP1 TAP2 JTAG USB SPI ADC DAC MATRIX CNTRL TO UUT TAP TO UUT EXT 64 FLEX. I/O 64 I/O Plug-in module (ADC,DAC,CC,CV) Plug-in module (ADC,DAC,CC,CV) 16x SCOPE 8 SCOPE CH. USB HUB USB HUB 64 I/O 128 I/O 1 2 3

19 dank u voor uw aandacht thank you for your attention