1 4 Bit Arithmetic Logic Unit Adithya V Kodati Hayagreev Pattabhiraman Vemuri Koneswara Advisor: Dave Parent 12/4/2005.

Slides:

Advertisements

Similar presentations

1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul.

Advertisements

1 8-Bit Barrel Shifter Cyrus Thomas Ekemini Essien Kuang-Wai (Kenneth) Tseng Advisor: Dr. David Parent December 8, 2004.

Pass Transistor Logic. Agenda  Introduction  VLSI Design methodologies  Review of MOS Transistor Theory  Inverter – Nucleus of Digital Integrated.

1 4-BIT ARITHMETIC LOGIC UNIT MOTOROLA SN54/74LS181 Arora Shalini Guttal Pratibha Modgi Chaitali Shanmugam Ramya Advisor: Dave Parent Date:

1 8-bit X 8-bit SRAM and 3 X 8 Decoder Irina Vazir, Prabhjot Balaggan and Sumandeep Kaur Advisor: Dr. David Parent December 06, 2004.

Digital Signal Processor (DSP) By Steve D. Wong (166/198A) Ervin Rosario-Figueroa (166/198A) Lana Dam Ivan Pierre-Louis Cuong Nguyen Spring 2003 San Jose.

1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 7, 2005.

1 Serial Multiplier Ann Zhou Ying Yan Wei Liang Advisor: David Parent May 17 th, 2004.

1 Encoding Logic for 5 bit Analog to Digital Converter By:Kaneez Fatimah Ranjini Bhagavan Padmavathy Desikachari Veena Jain Advisor: Dr. David Parent Date:

6-BIT THERMOMETER CODER

1 4 - Bit Arithmetic Logic Unit 74HC/HCT181 Aruna Ketaraju Sowmya Paramkusam Balakrishna Peddireddi Advisor: Dave Parent 12/06/2004.

1 4-bit Decimation Filter Rashmi Joshi Siu Kuen(Steve) Leung Cuong Trinh Advisor: Dr. David Parent December 5, 2005.

1 Modular Arithmetic Logic Unit By Salvador Sandoval & Lucas Morales Advisor: Dave Parent December 6, 2004.

1 16 BIT KOGGE-STONE TREE ADDER Shayan Kazemkhani Nghia Do Jia Kang Yu Toan Luong Advisor: David Parent May 8 th 2006.

San Jose State University Department of Electrical Engineering Dec 5th, Fall 2005 EE 166 PROJECT Advisor: Prof. David Parent Group Members Radhika Arora,

1 Hamming Code Clarissa David Timmy Lau WingChing Lin Jonathan Lee Advisor: Dr. David Parent December 5, 2005.

1 4-bit ALU Cailan Shen Ting-Lu Yang Advisor: Dr. Parent May 11, 2005.

1 4-BIT ARITHMETIC LOGIC UNIT Motorola MC54/74F181 Heungyoun Kim Lu Gao Jun Li Advisor: Dr. David W. Parent DATE: 12/05/2005.

1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.

4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.

1 Design of 4- BIT ALU Swetha Challawar Anupama Bhat Leena Kulkarni Satya Kattamuri Advisor: Dr.David Parent 05/11/2005.

1 Design of 8- Bit ALU Neelam Chaudhari Archana Mulukutla Namita Mittal Madhumita Sanyal Advisor : Dr. David Parent Date : May 8, 2006.

[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Wed. Oct. 27 Overall Project Objective : Dynamic Control.

1 ACS Unit of Viterbi Decoder Audy,Garrick Ng, Ichang Wu, Wen-Jiun Yong Advisor: Dave Parent Spring 2005.

1 DESIGN OF 4-BIT ALU Fairchild Semiconductor DM74LS181 Prashanth Kommuri Akram Khan Gopinath Akkinepally Advisor: Dr. David W. Parent 5 December 2005.

1 4 Bit ALU with Carry Look Ahead Generator Piyu Singh Dhaker Kedar Bhatawadekar Nikhat Baig Advisor: Dave Parent DATE:12/05/05.

1 64-Bit AND Gate Phong Nguyen Steve Turner Harpreet Dhillon Mahrang Saeed Advisor: Dave Parent 5/8/06.

1 Serial Decoder & Multiplexer Ryan Bruno Gly Cruz Frank Gurtovoy Christopher Plowman Advisor: Dr. David Parent May 11 (or 16), 2005.

1 5-bit Flash Encoder Nam Van Do, Dave Flores, Shawn Smith Advisor: Dr. David Parent December 6, 2004.

1 8-Bit Binary-to-Gray Code Converter Mike Wong Scott Echols Advisor: Dave Parent May 11, 2005.

SADDAPALLI RUDRA ABHISHEK

Advisor: Prof. David W. Parent Presentation Date: 12/05/05

4-bit ALU Yamei Li, Yuping Liang Hua Qu, James Hsu

1 8-Bit Comb Filter Shweta Agarwal, Kevin Federico, Chad Schrader, Jing Liu Advisor: Professor David Parent Date: May 11, 2005.

1 4-Bit ALU Chun-Wai Lee Shiela Valenciano Advisor: Dr. David Parent 12/05/05.

Four Bit ALU Presented By: Project Manager: Arturo Coronado Digital Circuit Design: Rodger Stamness Clocking:Rodger Stamness I/O:Juan Tello.

1 Design of 4-bit ALU Swathi Dasoju Mahitha Venigalla Advisor: David W.Parent 6 th December 2004.

1 8 Bit Gray Code Converter Rasha Shaba Hala Shaba Kai Homidi Advisor: David Parent DATE 12/06/04.

1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006.

1 4 BIT Arithmetic Logic Unit (ALU) Branson Ngo Vincent Lam Mili Daftary Bhavin Khatri Advisor: Dave Parent DATE: 05/17/04.

4 Bit Arithmetic Logic Unit Presented by Ipsita Praharaj, Shalaka Ghawate Advisor: Dr. David Parent Date:05/11/04.

4 Bit ALU Geeping (Frank) Liu, Kasem Tantanasiriwong,

1 5 bit binary to 1 of 32 select decoder (to be used in 5 bit DAC) Dan Brisco, Steve Corriveau Advisor: Dave Parent 14 May 2004.

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

1 ACS Unit for a Viterbi Decoder Garrick Ng, Audelio Serrato, Ichang Wu, Wen-Jiun Yong Advisor: Professor David Parent EE166, Spring 2005.

1 5-bit Decimation Filter Loretta Chui, Xiao Zhuang Hock Cheah, Gita Kazemi Advisor: David Parent December 6, 2004.

1 8 Bit ALU Rahul Vyas Gyanesh Chhipa Jaimin Shah Advisor: Dr. David W. Parent 05/08/2006.

1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,

1 Error Detecting Adder Yugandhar Asmath Saikiran Vodela Pavan Polum Puneet Shrivastava Advisor: Dr. David W Parent 8 th May 2006.

[M2] Traffic Control Group 2 Chun Han Chen Timothy Kwan Tom Bolds Shang Yi Lin Manager Randal Hong Mon. Nov. 24 Overall Project Objective : Dynamic Control.

4 BIT Arithmetic And Logic Unit (ALU) Philips 74HC/HCT181 Brijesh Chavda Meet Aghera Mrugesh Chandarana Sandip Patel Adviser David Parent Date: 12/03/05.

VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.

1 Four-Bit Serial Adder By Huong Ho, Long Nguyen, Lin-Kai Yang Ins: Dr. David Parent Date: May 17 th, 2004.

Introduction to VLSI Design – Lec01. Chapter 1 Introduction to VLSI Design Lecture # 2 A Circuit Design Example.

Comparison of Two RCA Implementations Abstract Two implementations of RCA (Ripple Carry Adder) static circuit are introduced—CMOS and TG logic circuit.

1 EMT 251/4 INTRODUCTION TO IC DESIGN Mr. Muhammad Imran bin Ahmad Profesor N.S. Murthy.

Design of an 8-bit Carry-Skip Adder Using Reversible Gates Vinothini Velusamy, Advisor: Prof. Xingguo Xiong Department of Electrical Engineering, University.

Universal college of engineering & technology. .By Harsh Patel)

Project submitted By RAMANA K VINJAMURI VLSI DESIGN ECE 8460 Spring 2003.

Integrated VLSI Systems EEN4196 Title: 4-bit Parallel Full Adder.

Design of 4-bit ALU.

Arithmetic Logic Units

Written by Whitney J. Wadlow

4 BIT Arithmetic Logic Unit (ALU)

Design of an 8 Bit Barrel Shifter

Basics Combinational Circuits Sequential Circuits Ahmad Jawdat

Fundamentals of Computer Science Part i2

Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.

Design of Digital Circuits Lab 5 Supplement: Implementing an ALU

EE382M VLSI 1 LAB 1 DEMO FALL 2018.

Presentation transcript:

1 4 Bit Arithmetic Logic Unit Adithya V Kodati Hayagreev Pattabhiraman Vemuri Koneswara Advisor: Dave Parent 12/4/2005

2 Abstract Designed a fully functional 4-bit ALU using Philips 74HC/HCT181 schematic. Frequency of operation: 250Mhz Power dissipated : mW Area : 676x513uM 2 D-flip flops were used to connect the inputs and outputs

3 Introduction The ALU is the basic building block of most digital circuits. Hence having a proper understanding and knowledge of how it should be designed and functions is necessary for a design engineer. Using CMOS design to implement the functions helps one to understand the design flow as well as adept use of Cadence software. This project also builds a strong foundation for other advanced design courses which use different processes to implement functionality.

4 Project Details Performs full carry look-ahead for arithmetic operation. 16 arithmetic and 16 logical operations Works with active high as well as active low inputs All inputs and outputs are connected via D- flip flops.

5 Table of functions Courtesy PHILIPS SEMICONDUCTOR

6 Schematic and longest path

7 Longest path transistor sizing CELLCint Cg or Cin of loadCg+Cint  phl CJNWNWP FF sF/cm^2cm AND4NOR25.00E E E E E E E-04 NAND25.00E E E E E E E-04 XOR 5.00E E E E E E E-04 INV5.00E E E E E E E-04 NOR4INV5.00E E E E E E E-04 NAND25.00E E E E E E E-04 NOR25.00E E E E E E E-04 AND5NOR25.00E E E E E E E-04 NAND35.00E E E E E E E-04 NOR2 5.00E E E E E E E-04 AND3INV5.00E E E E E E E-04 NAND35.00E E E E E E E-04 INV 5.00E E E E E E E-04

8 SCHEMATIC

9 LAYOUT

10 LAYOUT VERSUS SCHEMATIC (LVS)

11 LVS Report

12 LVS report contd..

13 Simulations

14

15 Important lessons learnt Divide the circuit into cells. Perform DRC and LVS at each stage. Confine usage of metal3 to the later stages of layout. Design floor plan and routing of major signals before you start the overall layout. Use Cadence lab to the maximum extent.

16 Acknowledgements Professor Parent Thanks to Labtam’s Xlitepro for the remote login. Thanks to Cadence Design Systems for the VLSI lab.