1. 1 DESIGN OF 8-BIT ALU Vijigish Lella Harish Gogineni Bangar Raju Singaraju Advisor: Dr. David W. Parent 8 May 2006

2. 2 Agenda Abstract Introduction Summary of Results Project (Experimental) Details Results Conclusions

3. 3 Abstract The Aim of the project is to design a 8-bit ALU. The circuit is designed so as to meet the following specifications: –Frequency: 200 MHz. –Power : 100 mW. –Area : 576x840 µm 2 The design was done in AMI06 technology using Cadence tools.

4. 4 Introduction Why this project? The ALU is a fundamental building block of any computing system. Challenging to design a 18 logic level design using CMOS Technology. Design consists of different kinds of logic… Brent-Kung Adder, DFF, AOI3333, Mux, Inv, Nand, Nor, Xor, etc.

5. 5 Design Flow Selection of Adder Timing and Power Analysis Calculations for the Critical Path Gate level Design Functional Table NC Verilog Verification DRC & LVS for each bit Layout of Individual cells Schematic of Individual cells Final DRC & LVS Integration of bits

6. 6 Project Summary The ALU performs 1 Arithmetic function and 9 Logical functions at 200MHz. Uses Brent Kung Adder to perform addition. Design uses maximum power of 100mW Maximum area is 576 x 840µm 2

7. 7

8. 8

9. 9 Schematic

10. 10 01100001 01100000 00010000 01110000 11000000 11100000 00000000 01110000 10000000 10010000 ADD AxorB AB A+B AINV BINV Generate C1 C2 C3 C4 C5 C6 C7 C8 Propagate NAND M OR NOR XNOR

11. 11 Longest Path Calculations Total Propagation delay for the longest path = 3.72ns INV AOI22 INV AOI22 XOR2 INV AOI21 INV NAND2 INV NAND2 INV NAND2 INV NAND2 INV AOI3333 1.90E-15 2.60E-15 2.70E-15 3.50E-15 3.60E-15 4.00E-15 4.50E-15 5.50E-15 6.00E-15 6.50E-15 1.05E-14 1.10E-14 1.65E-14 1.70E-14 2.00E-14 2.0000E-14 2.1026E-14 2.2390E-14 4.6206E-14 4.2092E-14 2.2826E-14 4.2877E-14 2.4171E-14 3.9861E-14 2.2583E-14 4.7082E-14 4.1353E-14 5.7941E-14 4.5035E-14 5.6127E-14 4.6848E-14 5.7171E-14 4.2571E-14 7.00E-11 2.80E-10 7.00E-11 3.50E-10 3.30E-10 7.50E-11 9.90E-11 2.50E-10 1.00E-10 1.20E-10 1.40E-10 1.30E-10 1.55E-10 1.30E-10 1.65E-10 1.50E-10 9.90E-10 11111.813 22341.760 11111.813 22341.743 22341.748 11111.811 11111.805 22231.768 11111.805 21210.900 11111.800 21210.898 11111.798 21210.896 11111.798 21210.894 11111.793  1.583 4.45E-048.07E-04 4.83E-048.51E-04 4.89E-048.87E-04 4.57E-047.97E-04 4.95E-048.65E-04 4.54E-048.23E-04 5.13E-049.27E-04 4.29E-047.58E-04 4.80E-048.66E-04 7.38E-046.64E-04 4.40E-047.92E-04 9.10E-048.17E-04 4.80E-048.62E-04 8.82E-047.90E-04 4.99E-048.97E-04 8.99E-048.04E-04 4.54E-048.14E-04 6.12E-049.69E-04 GATEC intCgTphlNsnNspNMRWnWp FFscm

12. 12 Simulation (Arithmetic operations)

13. 13 Layout DFF INPUT OUTPUT

14. 14 Verification

15. 15

16. 16

17. 17 Results The ALU performs all 10 functions at a 200MHz clock and a load of 20fF. Area of the layout is 576 x 840µm 2

18. 18 Conclusions Designed a 8-Bit ALU that performs arithmetic and logical functions at 200MHz frequency driving up to 20fF. The Logic design can be modified to perform more functions.

19. 19 Lessons Learned Cell based design Uniform cell height Floor planning Grid pattern for Vdd and gnd Debugging LVS errors using extracted view

20. 20 Acknowledgements Thanks to Professor David W. Parent for his guidance. Thanks to Cadence Design Systems for the VLSI lab