Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter 2002-2003 Supervisor: Isaschar Walter Mid-Term Presentation.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

Nios Multi Processor Ethernet Embedded Platform Final Presentation
Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Internal Logic Analyzer Final presentation-part A
Performed by: Gadit Ben-Habib Dan Porat Instructor: Inna Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory.
Hardware implementation of Block Cusnir Pablo & Schetrit Guy. Supervisor:Eran Pinhasov. December 2000 Spring 2000 Characteristic presentation - project.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: November 23, Winter 2004.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: September 28, Winter 2005.
High speed digital systems laboratory Part A - Presentation Project Name: Serial Communication Analyzer Presenter Name: Igal Kogan Alexander Rekhelis.
Characterization Presentation Spring 2006 Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 12/5/2003 Multi-channel Data Acquisition System Mid-Term Presentation.
LoopBuster Hardware Loop Detection in Fast Mesh Ethernet Networks Uriel Peled and Tal Kol Guided by Boaz Mizrahi Advised by Gideon Kaempfer Digital Systems.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
DSP Algorithm on System on Chip Performed by : Einat Tevel Supervisor : Isaschar Walter Accompanying engineers : Emilia Burlak, Golan Inbar Technion -
Presenting: Yaron Yagoda Kobi Cohen VERSITILE COMMUNICAION BETWEEN MULTI DSPS Digital Systems Laboratory Spring 2003 Supervisor: Isaschar Walter Final.
Chapter 15 Digital Signal Processing
המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל Technion - Israel institute of.
Project name: Interface of DSP to Peripherals of PC Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Fast Ethernet Card With Utopia Interface Performed by:Anat Gavish Tomer Schatzberger Tomer Schatzberger Instructor: Boaz Mizrachi הטכניון - מכון טכנולוגי.
Performed by:Roi Sherman Eyal Wilamowski Instructor: Mr. Michael Itzkovich המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
1 Fast Communication for Multi – Core SOPC Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab.
Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
1 FINAL PRESENTATION PART A Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Performed by: Alex Shpiner Eyal Azran Instructor: Boaz Mizrachi המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Interface of DSP to Peripherals of PC Spring 2002 Supervisor: Broodney, Hen | Presenting: Yair Tshop Michael Behar בס " ד.
Students: Nir Engelberg Ezequiel Hadid Supervisor: Mony Orbach In association with: January 3, Winter 2005.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
The Technion Israeli Institute of Technology Intel Inc. A cooperation of:
Project D1427: Stand Alone FPGA Programmer Characterization presentation 10/12/08 Supervisor: Mony Orbach Students: Shimrit Bar Oz Avi Zukerman High Speed.
PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.
Implementation of DSP Algorithm on SoC. Characterization presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompany engineer : Emilia Burlak.
1 Mid-term Presentation Implementation of generic interface To electronic components via USB2 Connection Supervisor Daniel Alkalay System architectures.
Final Presentation Momentum Measurement Card Project supervised by: Mony Orbach Project performed by: Hadas Preminger, Uri Niv.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory WINTER-SPRING ‏2003 Supervisor: Isaschar Walter Characterization Presentation.
ASPPRATECH.
ECE 353 Introduction to Microprocessor Systems Michael G. Morrow, P.E. Week 13.
CERN CMS Project Host / SD Card Configuration Data Access Dave Ojika Alex Madorsky Dr. Darin Acosta Dr. Ivan Furic.
System Architecture A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Hyong-Youb Kim, Paul Willmann, Dr. Scott Rixner Rice.
Midterm Presentation Project Name: Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor:
PCI-Express Network Sniffer Characterization Presentation Project Period : 2 semesters Students: Neria Wodage Aviel Tubul Advisor: Mony Orbach 17/12/2007.
Winter 2013 Independent Internet Embedded System - Final A Preformed by: Genady Okrain Instructor: Tsachi Martsiano Duration: Two semesters
Wireless PC-Peripherals Communication via Blue Tooth (D0130 project)
By: Nadav Haklai & Noam Rabinovici Supervisors: Mike Sumszyk & Roni Lavi Semester:Spring 2010.
Walkie-Talkie via Bluetooth By : Kopitman Reem Stolberg Dmitri Instructor: Chen Koren The final presentation.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
High Speed Digital Design Project SpaceWire Router Student: Asaf Bercovich Instructor: Mony Orbach Semester: Winter 2009/ Semester Project Date:
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
OPTO Link using Altera Stratix GX transceiver Jerzy Zieliński PERG group Warsaw.
GBT Interface Card for a Linux Computer Carson Teale 1.
ECE 353 Introduction to Microprocessor Systems Michael Schulte Week 13.
High Speed Digital Systems Lab Asic Test Platform Supervisor: Michael Yampolsky Assaf Mantzur Gal Rotbard Project Midterm Presentation One-Semester Project.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Performed by: Yaron Recher & Shai Maylat Supervisor: Mr. Rolf Hilgendorf המעבדה למערכות ספרתיות מהירות הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Reconfigurable Communication Link Between FASTER and RTSim Interface Matthew McCollum Mark Krause Derek Keibler.
Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev.
Technion - Israel institute of technology department of Electrical Engineering High speed digital systems laboratory 40Gbit Signal Generator for Ethernet.
Serial Communication Analyzer Company Name: Digital laboratory Presenter Name: Igal Kogan Alexander Rekhelis Instructor: Hen Broodney Semester:Winter/Spring.
Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Semester A final Presentation.
Performed by:Elkin Aleksey and Savi Esacov Instructor: Idan Shmuel המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
1 Performed by: Kobi Cohen,Yaron Yagoda Instructor: Zigi Walter המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון טכנולוגי.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Internal Logic Analyzer Characterization presentation By: Moran Katz and Zvika Pery Mentor: Moshe Porian Dual-semester project Spring 2012.
PROCStar III Performance Charactarization Instructor : Ina Rivkin Performed by: Idan Steinberg Evgeni Riaboy Semestrial Project Winter 2010.
Altera Stratix II FPGA Architecture
Introduction to Programmable Logic
Course Agenda DSP Design Flow.
Presentation transcript:

Presenting: Yaron Yagoda Kobi Cohen DSP SWITCH Digital Systems Laboratory Winter Supervisor: Isaschar Walter Mid-Term Presentation

PROJECT GOALS A.Adjusting hardware architecture according to specific signal processing software dataflow. B.Designing and implementing a flexible topology of communication(using the McBSP Protocol) between several DSPs and the PC.

Problem Description DSP Hardware complexity of O(N^2)

GENERAL DESCRIPTION DSP PCI CORE PCI BUS DSP -GUI -DRIVER ALTERA FLEX 10KE Switch Matrix

BLOCK DIAGRAM DSP ALTERA FPGA PCI CORE McBSP PROTOCOL PCI BUS DSP

BLOCK DIAGRAM )for pipelined connection) DSP ALTERA FPGA PCI CORE McBSP PROTOCOL PCI BUS DSP

ALTERA DEVELOPMENT CARD

McBSP PIN DESCRIPTION PinI/O Description CLKROReceive clock CLKXOTransmit clock DR IReceived serial data DX OTransmitted serial data FSR IReceive frame synchronization FSXOTransmit frame synchronization

McBSP SIGNALS

FPGA STRUCTURE

CONTROL STRUCTURE TO PCI CORE Communication lines Configuration lines

THE SWITCH MATRIX The configuration determines for each DSP where to write its data, whether it is another DSP or the pc. The switch matrix is constantly trying to read from each one of the McBSP ports. When it is able to read curtain data it transfers it to another McBSP port according to the data in it’s configuration register.

COMUNICATION STRUCTURE

MCBSP READ UNIT

MCBSP WRITE UNIT

THE GUI The GUI gives the user an easy way to cofigure the Switch Matrix. Through the GUI the user can define the connections between the pc and the DSPs. The GUI also allows passing data to each one of the DSPs through the driver.

PROJECT STATUS Introduction with the pci core. Implementation of a simple Input/Output program on the Altera card. Studying and implementing the McBSP protocol. Basic implementation of the switch matrix.

FUTURE SCHEDULE Until 3.1 : communicating with one DSP. Until 17.1 : implementing configuration and dataflow control and the switch matrix. Until 24.1 : simulation of the whole system. Until 31.1 : writing the driver and GUI. Until 15.2 : testing & debugging : final presentation.