Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout.

Slides:

Advertisements

Similar presentations

Sequential Logic Circuits. Set-Reset Latch The Set-Reset latch or bistable is a simple sequential logic circuit that remembers what has happened to the.

Advertisements

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

1 Lecture 14 Memory storage elements  Latches  Flip-flops State Diagrams.

Give qualifications of instructors: DAP

Latches CS370 –Spring 2003 Section 4-2 Mano & Kime.

CS 151 Digital Systems Design Lecture 19 Sequential Circuits: Latches.

ECE 331 – Digital System Design Latches and Flip-Flops (Lecture #17) The slides included herein were taken from the materials accompanying Fundamentals.

1 KU College of Engineering Elec 204: Digital Systems Design Lecture 12 Basic (NAND) S – R Latch “Cross-Coupling” two NAND gates gives the S -R Latch:

Sequential Logic Latches and Flip-Flops. Sequential Logic Circuits The output of sequential logic circuits depends on the past history of the state of.

Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Digital Logic Design Brief introduction to Sequential Circuits and Latches.

Unit 11 Latches and Flip-Flops Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Latches and Flip-Flops

Latches Module M10.1 Section 7.1. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

EECC341 - Shaaban #1 Lec # 13 Winter Sequential Logic Circuits Unlike combinational logic circuits, the output of sequential logic circuits.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

Latches Section 4-2 Mano & Kime. Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only.

CS 151 Digital Systems Design Lecture 20 Sequential Circuits: Flip flops.

EE 4271 VLSI Design, Fall 2010 Sequential Circuits.

Latches and Flip-Flops Discussion D4.1 Appendix J.

Flip-Flops Lecture L8.2 Section 7.1 – Book Sect. 8.1– Handout.

TDC 311 Digital Logic. Truth Tables  AND  OR  NOT  NAND  NOR  XOR  XNOR.

Flip-Flops Section 4.3 Mano & Kime. D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and.

So far, all of the logic circuits we have studied were basically based on the analysis and design of combinational digital circuits. The other major aspect.

1 CSE370, Lecture 14 Lecture 14 u Logistics n Midterm 1: Average 90/100. Well done! n Midterm solutions online n HW5 due date delayed until this Friday.

BY: TRAVIS HOOVER 2/22/2011 CS 147 DR. LEE JK flip-flops.

ETE Digital Electronics Latches and Flip-Flops [Lecture:12] Instructor: Sajib Roy Lecturer, ETE, ULAB.

EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.

1 Synchronous Sequential Logic Sequential Circuits Every digital system is likely to have combinational circuits, most systems encountered in practice.

9/15/09 - L19 Sequential CircuitsCopyright Joanne DeGroat, ECE, OSU1 Sequential Cirucits.

Synchronous Sequential Logic A digital system has combinational logic as well as sequential logic. The latter includes storage elements. feedback path.

Dept. of Electrical and Computer Eng., NCTU 1 Lab 8. D-type Flip-Flop Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

Synchronous Sequential Circuits by Dr. Amin Danial Asham.

CENG 241 Digital Design 1 Lecture 7 Amirali Baniasadi

ECE 301 – Digital Electronics Brief introduction to Sequential Circuits and Latches (Lecture #14)

ECE 331 – Digital System Design Introduction to Sequential Circuits and Latches (Lecture #16)

Dept. of Electrical Engineering

4–1. BSCS 5 th Semester Introduction Logic diagram: a graphical representation of a circuit –Each type of gate is represented by a specific graphical.

Sequential logic circuits First Class 1Dr. AMMAR ABDUL-HAMED KHADER.

2018/5/2 EE 4271 VLSI Design, Fall 2016 Sequential Circuits.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Latches. Flip-Flops. Remember the state. Bistable elements.

Lecture 8 Dr. Nermi Hamza.

Digital Design Lecture 9

2018/8/29 EE 4271 VLSI Design, Fall 2013 Sequential Circuits.

ECE 4110–5110 Digital System Design

CISE204: Design of Digital Systems Lecture 18 : Sequential Circuits

ECE Digital logic Lecture 16: Synchronous Sequential Logic

Yee-Wing Hsieh Steve Jacobs

Sequential logic circuits

Latches and Flip-Flops 2

Jeremy R. Johnson Mon. Apr. 3, 2000

Elec 2607 Digital Switching Circuits

Excitation Vectors Input Combinational Logic Memory Output States.

触发器 Flip-Flops 刘鹏浙江大学信息与电子工程学院 March 27, 2018

CSE 370 – Winter Sequential Logic - 1

Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday

Dr. Clincy Professor of CS

Excitation Vectors Input Combinational Logic Memory Output States.

Lecture 16 Logistics Last lecture Today HW5 out, due next wednesday

Latches and Flip-Flops 2

Sequential Circuits UNIT- IV

2019/9/26 EE 4271 VLSI Design, Fall 2012 Sequential Circuits.

Presentation transcript:

Latches Lecture L8.1 Section 7.1 – Book Sect. 8.1– Handout

Sequential Logic Combinational Logic –Output depends only on current input Sequential Logic –Output depends not only on current input but also on past input values –Need some type of memory to remember the past input values

Cross-coupled Inverters State 1 State 2

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0

!S-!R Latch !S !R Q !Q !S !R Q !Q X Y nand 1 0 Set 1 0 Store 0 1 Reset 1 1 Disallowed Q 0 !Q 0 To close or lock with or as if with a latch, To catch or fasten

S-R Latch !S !R Q !Q S R CLK S R CLK !S !R Q !Q Q 0 !Q 0 Store Reset Set Disallowed X X Q 0 !Q 0 Store

D Latch Q !Q CLK D !S !R S R S R CLK Q !Q Q 0 !Q 0 Store Reset Set Disallowed X X 0 Q 0 !Q 0 Store X 0 Q 0 !Q 0 D CLK Q !Q

D Latch Q !Q CLK D !S !R S R X 0 Q 0 !Q 0 D CLK Q !Q Note that Q follows D when the clock in high, and is latched when the clock goes to zero.