Proposal for a barrel prototype H. Álvarez-Pol, J. Benlliure, E. Casarejos, D. Cortina, I. Durán, M. Gascón Status of the USC 27 th September 2007 1.

Slides:



Advertisements
Similar presentations
The Industry’s Smallest 16 Bit ADC’s
Advertisements

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.
Proposal for a barrel prototype H. Álvarez-Pol, J. Benlliure, E. Casarejos, D. Cortina, I. Durán, M. Gascón Status of the USC 15 th October 2007.
SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
Analog Comparator Positive input chooses bet. PB2 and Bandgap Reference. Negative input chooses bet. PB3 and the 8 inputs of the A/D. ACME= Analog Comparator.
18/05/2015 Calice meeting Prague Status Report on ADC LPC ILC Group.
1 Dr. Un-ki Yang Particle Physics Group or Shuster 5.15 Amplifiers and Feedback: 3.
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
R&D on CsI(Tl) + APD Optimisation of the energy resolution M. Gascón I.Durán.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
Update on Electronics Activities Jim Pilcher University of Chicago 20-Jan-2006.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
SiLC Front-End Electronics LPNHE Paris March 15 th 2004.
Status of the Calorimeter Working group activities GSI, 16 th October 2007.
Bob Lill Undulator Systems – BPM April 20, 2006 Undulator Cavity BPM Status and Plans.
NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
TRIUMF Qweak Electronics Des Ramsay Nov Status of Electronics November, 2008  36 VME modules (# 001 and # ) delivered to JLab  001, 003,
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
S.Manen– IEEE Dresden – Oct A custom 12-bit cyclic ADC for the electromagnetic calorimeter of the International Linear Collider Samuel.
Micro-Research Finland Oy MRF Timing System Jukka Pietarinen Timing Workshop CERN February 2008.
The AFTER electronics from a user’s point of view D. Attié, P. Colas Mamma meeting,CERN Feb T2K electronics.
P. Baron CEA IRFU/SEDI/LDEFACTAR Meeting Santiago de Compostela March 11, A review of AFTER+ chip Its expected requirements At this time, AFTER+
CMS-GRPC status Imad Laktineh for the GRPC-CMS groups.
1 iTOP readout firmware development K. Nishimura and G. Varner 25-MAR-2011 lDAQ meeting Not shown: Joshua Sopher (firmware) Lili Zhang (DSP coding)
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Why Data Conversion? Real world is analog Mostly, communication and computation is digital Need a component to convert analog signals to digital (ADC)
1 April 2009 NA62 DAQ meeting1 LKr calorimeter readout project H.Boterenbrood, A.Ceccucci, B.Hallgren, M.Piccini, H. Wendler.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Omnisys There are a few different activities at Omnisys that may be of your interests. –New correlation spectrometer IC’s. –New FFT spectrometers –Future.
1 Status Report on ADC LPC Clermont-Ferrand Laurent ROYER, Samuel MANEN.
Intensity measurements using TRIC Juan Carlos Allica On behalf of: M. Andersen, D. Belohrad, L. Jensen, F. Lenardon, A. Monera, L. Søby 1.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Low Power, High-Throughput AD Converters
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
CALIFA - USC R&D activities: Designing and prototyping CALIFA a next generation calorimeter for R3B/FAIR Huelva July 07.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
Spring 2006CSE 597A: Analog-Digital IC Design Scan-Flash ADC Low Power, High-Throughput AD Converters Melvin Eze Pennsylvania State University
Update on Electronics Activities
DAQ ACQUISITION FOR THE dE/dX DETECTOR
A 12-bit low-power ADC for SKIROC
Journées VLSI-FPGA-PCB Juin 2010 Xiaochao Fang
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
R&D activity dedicated to the VFE of the Si-W Ecal
ETD meeting Electronic design for the barrel : Front end chip and TDC
KRB proposal (Read Board of Kyiv group)
New 500 MSa/s 12 bit FADC in VME Sangyeol Kim Notice Co., Ltd.
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
FPGA implementation of a multi-channels, 1 ns time resolution, multi-hit TDC Lorenzo Iafolla Lorenzo Iafolla SuperB Workshop.
EMC Electronics and Trigger Review and Trigger Plan
Chapter 8 Data Acquisition
EUDET – LPC- Clermont VFE Electronics
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
MCP Electronics Time resolution, costs
SKIROC status Calice meeting – Kobe – 10/05/2007.
Stefan Ritt Paul Scherrer Institute, Switzerland
The ATLAS LAr. Calibration board K. Jakobs, U. Schaefer, D. Schroff
Presented by T. Suomijärvi
Electronics for the PID
Orsay Talks Christophe : General questions and future developments.
Presentation transcript:

proposal for a barrel prototype H. Álvarez-Pol, J. Benlliure, E. Casarejos, D. Cortina, I. Durán, M. Gascón Status of the USC 27 th September

1 cm 3 CsI(Tl) + LAAPD Hamamatsu S Barrel prototype proposal 2

 Realistic frustum-shaped crystals: 2 from Lanzhou (received) 2 from Hilger (received) 2 from St. Gobain (coming soon) 2 from Scionix (?)  LAAPDs Hamamatsu 5 pieces 2x(10x10) mm 2 (coming soon)  VME Flash ADC Module MataCQ 32 Material already ordered As agreed in previous collaboration meetings, we ordered: 3

Hamamatsu prototypes Material  LAAPD from Hamamatsu  Active Area: 2 x (10 x 10) mm 2 4

Proposal for the prototype DAQ 1 or 2 GHz sampling frequency on each channel 300MHz bandwidth Analog to digital conversion on 12 bits Full dynamic range : V LSB of 250µV 2560 points per channel Integral non linearity : % Differential non linearity : % Sampling jitter < 20ps RMS Trigger datation with a precision of 50ps RMS Four first level trigger modes Two levels of trigger 32-bit VME and GPIB interfaces Peak power consumption below 25W MJ2 – main features Already ordered to: 5