BTW 2014 STATE OF STRUCTURAL TEST Floyd Conner Product Specialist Sept 2014.

Slides:



Advertisements
Similar presentations
Key Trends High frequency serial interface data rate is scaling significantly faster than tester capability to test them High frequency (analog and digital)
Advertisements

BOUNDARY SCAN.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
MM Player Supervised by: Dr. Luai Malhis. Prepared by: Mustafa Assaf & Mahmoud Musa.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
SPI Serial Peripheral Interface. SPI Serial Peripheral Interface is communication between two devices, one bit at a time sequential one bit at time over.
Modulation: CHORUS AND FLANGE  Just as a chorus is a group of singers, the chorus effect can make a single instrument sound like there are actually.
New 2014 CCC Regulation China Compulsory Certification G&M Compliance, Inc. November 25, 2014.
IRS2980 Buck LED Driver Peter Green Under embargo until 10/25/11.
Chapter 5 Computing Components. The (META) BIG IDEA Cool, idea but maybe too big DATA – Must be stored somewhere in a storage device PROCESSING – Data.
© 2009 Corporate Executive Board, All Rights Reserved. Health Plan Dictionary How to Understand Your Plan and Make Cost- Effective Choices.
CHAPTER 1 Digital Concepts
Lecture 28 IEEE JTAG Boundary Scan Standard
1 Lecture 2: System Metrics and Pipelining Today’s topics: (Sections 1.6, 1.7, 1.9, A.1)  Quantitative principles of computer design  Measuring cost.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 21 Lecture 2 VLSI Test Process and Equipment  Motivation  Types of Testing  Test Specifications.
TAP (Test Access Port) JTAG course June 2006 Avraham Pinto.
Guidelines for Chip DFT Based on Boundary Scan Reference to an article by Ben Bannetts By Regev Susid.
Uli Schäfer 1 Production and QA issues Design Modules have been designed, with schematic capture and layout, in Mainz (B.Bauss) Cadence design tools, data.
CircuitProtection, Tips, and Troubleshooting Spring 2015 ECE 445.
During a mains supply interruption the entire protected network is dependent on the integrity of the UPS battery as a secondary source of energy. A potential.
May 8, Peripheral Design Options For USB 2.0 Solutions Dave Thompson Manager of High Speed I/O Development Agere Systems,
Embedded Programming and Robotics
* Definition of -RAM (random access memory) :- -RAM is the place in a computer where the operating system, application programs & data in current use.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Ivan Pogrebnyak Supervisors: Paramonov, Drake, Proudfoot ATLAS, MSU, Argonne Tile week upgrade session June 10, 2015 TileCal requirements for ELMB upgrade.
Introduction to computers. What is a personal computer? Capacity: Large hard disks combined with a large working memory (RAM) Speed: Fast. Normally measured.
OCR GCSE ICT DATA CAPTURE METHODS. LESSON OVERVIEW In this lesson you will learn about the various methods of capturing data.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTES
1 Agilent at APEX 2003 March 30, 2003 Anaheim, California.
BS Test & Measurement Technique for Modern Semi-con devices & PCBAs.
Input Devices What is input? Everything we tell the computer is input.
Next Generation ICT Testing Challenges
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Challenges of Digital Media Preservation Karen Cariani, Director Media Library and Archives Dave MacCarn, Chief Technologist.
Eng.Abed Al Ghani H. Abu Jabal Introduction to computers.
Testing of integrated circuits and design for testability J. Christiansen CERN - EP/MIC
IPC Physical Test Concerns Printed board assembly functional test equipment is usually very expensive and requires highly skilled personnel.
Industrial Projects and Technical Services - ATD TD MCH 8 Information Technology Electronic Design - Test Engineering Flying Probe Tester APT8400 Component.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
HBD FEM Overall block diagram Individual building blocks Outlook ¼ detector build.
ECE 553: TESTING AND TESTABLE DESIGN OF DIGITAL SYSTEMS Boundary Scan.
仙公 100 Sancode 100 The best solution of the low cost and high performance SOC tester Signality System Engineering Co., LTD. Signality System Engineering.
April 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 281 Lecture 28 IEEE JTAG Boundary Scan Standard n Motivation n Bed-of-nails tester n System view.
CS/EE 3700 : Fundamentals of Digital System Design
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Parts of the computer Deandre Haynes. The Case The Case This Case is the "box" or "chassis" that holds and encloses the many parts of your computer. Its.
Group: CCM Project 2.5. EMERSON Emerson is a diversified global manufacturing company.  Provides innovative solutions to customers in the following areas:
Computer Architecture and the Fetch-Execute Cycle Buses, CPU Clock & Ports.
Objectives of Any Solution Improve the Learning Process Improve the Teaching Process Reduce Equipment / Operating Costs Reduce Labor Costs (i.e. teaching.
Electrical Testers Basic test equipment used in today’s shops may include an analog type meter, a VAT (Volt-Amp-Tester), DMM (Digital Multimeter),
IN-Circuit Tester ESI-2002 / ESI-2002 ST Windows Based High Speed IN-Circuit Tester.
The batteries of smartphones can’t last forever but sure it can last for a long time if used with proper care. Getting your phone charged properly is.
© LATTICE SEMICONDUCTOR CORPORATION 2000 Uudet mikropiirit JTAG February Lattice Confidential Lattice Semiconductor The Leader in ISP TM PLDs Presents.
VLSI Test: Lecture 21 Lecture 2 VLSI Testing Process and Equipment  Motivation  Types of Testing  Test Specifications and Plan  Test Programming 
Development of T3Maps adapter boards
Next Generation Calculator Measurements
Microcontrollers, Basics Fundamentals of Designing with Microcontrollers 16 January 2012 Jonathan A. Titus.
Lecture 2 VLSI Testing Process and Equipment
Hardware Components By Charlie Leivers.
OCR GCSE ICT Data capture methods.
Process & Product checks
Replace your Flash Runner with an HTS using Deep Serial Memory Replace your Frame Scan with a Vector Based Test Go Faster and Test More!!
Introduction to I/O PAD
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Interfacing Data Converters with FPGAs
ICT Programming Lesson 2:
Arduino Controlled DC Load
Series 5300 Lithium Cell Formation System
SAS-3 12G Connector Drive Power Pin Configuration
Test Data Compression for Scan-Based Testing
Presentation transcript:

BTW 2014 STATE OF STRUCTURAL TEST Floyd Conner Product Specialist Sept 2014

Testers provide a stimulus to a probe that contacts the board and measures a response from another probe Traditional Bed-Of-Nails Testers –Used for mid to high volume manufacturing –Requires a fixture and program Flying Probe Testers for NPI and low volume –Used for low volume manufacturing –No fixture required and program is quick to develop STRUCTURAL TEST FUNDAMENTALS HAVE NOT CHANGED IN 40 YRS

Device Technology –More parts in each device –Smaller devices and pads –Lower and faster voltage swings –More reliable parts –Counterfeit parts Board Design –Less and smaller probe points –KHz to GHz affects board layout –More serial parts (Boundary Scan, I2C, SPI, etc) –Life cycles are shorter Companies no longer build their own boards –Reduced cost of manufacturing –Reduced cost of personnel –Reduced control of product quality Structural Test can’t test all boards anymore –Some pads on boards can’t be probed (Cell phones) –DDR3 and above memory can be unstable at ICT WHAT HAS CHANGED IN 30 YEARS

No one wants to pay for insurance –Why pay Contract Manufacturer for bad boards they built –Only asked for 20 boards –Digital parts don’t fail just put them on correctly Different types of insurance –Shorts and Opens (boards still have them) –Analog component Tests (parts fall off or mis-inserted) –Powered Up testing (voltage, frequency, LED) –Digital testing (what vectors, Boundary Scan, programming) –How many boards in what timeframe –Minimal Stress induced due to ICT test (fixture actuation, backdrive) What do you want to pay for? –Only good boards? –How many reworks per board? –How do you know what you are paying for? STRUCTURAL TEST HAS BECOME INSURANCE

Flying Probe testers –Vector-less testing –Power Supplies –Serial programming (Boundary Scan and other formats) –AOI camera MDA testers –Vector-less testing –Power Supplies –Serial programming (Boundary Scan and other formats) ICT testers –More tester pins to over 15,000 –Repackaging hardware into smaller footprints –Mix and Match analog and digital resources –Parallel test heads similar to Component testing of ICs –More automation – inline testers TESTER CHANGES

Flying Probe –No Fixture Required –Test Time Issue MDA –Fixture Required –Faster Testing –No Digital Back-drive ICT –Fixture Required usually more expensive than MDA –Typically faster test times –Digital Back-drive –Predictive protection –Measured protection TEST DIFFERENCES

Lots of different options –Is the one vendor solution still valid for your company? –How to manage multiple vendor solutions? –Is this the CM’s problem and not yours? Do you need more test knowledge or less to make the right choice? Do you have a process to determine what boards should or should not be tested? –If you don’t need digital test do you spec an MDA tester? –Do you want the CM to just put it analog cards in the ICT and charge less? –If during production you need digital just add the digital cards with 1:1 mux Do you spec a last century tester without this century upgrades? Have we reached the maximum number of testers needed? What do you want to see from Structural Test in the future??? STATE OF STRUCTURAL TEST