Service Board Production Test Rafael Nobrega LHCb Roma1.

Slides:



Advertisements
Similar presentations
First developments of DAQ\Trigger for RPC 30 October, 2002 General layout of OPERA DAQ\Trigger Naples activity Conclusions Adele Di Cicco Naples RPC Groups:
Advertisements

On the development of the final optical multiplexer board prototype for the TileCal experiment V. González Dep. of Electronic Engineering University of.
TileCal Optical Multiplexer Board 9U VME Prototype Cristobal Cuenca Almenar IFIC (Universitat de Valencia-CSIC)
S. Veneziano, Lecce 21 February 2002 RPC readout and trigger electronics status Lecce 21/02/2002.
8xADC AMC board Tomasz Klonowski Warsaw University of Technology PERG – ISE
ESODAC Study for a new ESO Detector Array Controller.
June 19, 2002 A Software Skeleton for the Full Front-End Crate Test at BNL Goal: to provide a working data acquisition (DAQ) system for the coming full.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France 24 February 2003 News about SPECS system  SPECS system  SPECS-SLAVE chip  SPECS-SLAVE.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
IWORID2004 Glasgow1 Design and test of a data acquisition system based on USB interface for the Medipix2 chip Università di Cagliari Sezione di Cagliari.
Collection of information about the Hardware and firmware upload within the PSB rf system A. Blas FMC WG 20/01/ Topic of the meeting: make sure that.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
LSU 06/04/2007Expanding the BASIC Stamp1 Expanding the BASIC Stamp: Useful peripherals Programming Unit, Lecture 6.
LHCb DAQ Review, September LHCb Timing and Fast Control System TFC Team: Arek Chlopik, Warsaw Zbigniew Guzik, Warsaw Richard Jacobsson, CERN Beat.
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
FPGA IRRADIATION and TESTING PLANS (Update) Ray Mountain, Marina Artuso, Bin Gui Syracuse University OUTLINE: 1.Core 2.Peripheral 3.Testing Procedures.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
ATLAS SCT/Pixel TIM FDR/PRR 28 July 2004 Firmware - Matt Warren1 Physics & Astronomy HEP Electronics Matthew Warren John Lane, Martin Postranecky TIM Firmware.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
Understanding Data Acquisition System for N- XYTER.
1 DAQ for FVTX detector Implementation Mark Prokop Los Alamos National Laboratory.
1 Outer Tracker Front-End Layout Distribution of Signals and Bias NIKHEF/HeidelbergOctober 2002.
Goals: - To get experience in assembling MWPC on the Wall and prevent possible problems; - To check functionality and stability of different chambers at.
Saverio MINUTOLITOTEM Trigger Meeting 12 January ~6k wires VFAT2 CSC T1 ARM 1 8 x ~6k wires VFAT2 CSC T1 ARM 1 8 x2 1 x2x15 30 T1 TRG_TOTFED.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
Muon Electronics Upgrade Present architecture Remarks Present scenario Alternative scenario 1 The Muon Group.
Features of the new Alibava firmware: 1. Universal for laboratory use (readout of stand-alone detector via USB interface) and for the telescope readout.
Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
PSI - 11 Feb The Trigger System of the MEG Experiment Marco Grassi INFN - Pisa On behalf of D. Nicolò F. Morsani S. Galeotti.
Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.
1 LHCb CALO meeting Anatoli Konoplyannikov [ ITEP / LAPP ] Introduction Status bits of the LHCb readout supervisor ODIN HVSB board specification.
Radioactive source and cosmic-ray test for the MWPC Davide Pinci on behalf of the Frascati-Roma1 MWPC group.
09/02/20121 Delay Chip Prototype & SPI interface Joan Mauricio La Salle (URL) 15/02/2013.
New service board SYSTEM OVERVIEW AND nSB BOARD ARCHITECTURE LHCb Italia Collaboration Meeting Valerio Bocci, Paolo Fresch.
Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics Muon upgrade in a nutshell LV.
TPC electronics Status, Plans, Needs Marcus Larwill April
Distributed Low Voltage Power Supply System for Front End Electronics of the TRT Detector in ATLAS Experiment E.Banaś a, P.Farthouat b, Z.Hajduk a, B.Kisielewski.
Chamber electronics test bench Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele Santovetti.
ATLAS DCS ELMB PRR, March 4th 2002, H.J.Burckhart1 Embedded Local Monitor Board ELMB  Context  Aim  Requirements  Add-ons  Our aims of PRR.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
17 October 2002Electronics DivisionViraj Perera RAL TCM, GIO, CAN & TTCRx Adam Davis.
Readout controller Block Diagram S. Hansen - CD-1 Lehman Review1 VXO Ø Det Links to 24 SiPM Front End Boards Clock Event Data USB ARM uC A D Rd Wrt 100Mbit.
On Chamber Front End electronics Test Valerio Bocci Rafael Nobrega, Davide Pinci (INFN sez. Roma) Giovanni Carboni,Andre Massaferri,Roberto Messi, Emanuele.
Mauro Citterio Milano, PP2/Services - an update - Mauro Citterio INFN Milano Type II cables  Layout in progress  Duplication of VVDC wires.
October 12th 2005 ICALEPCS 2005D.Charlet The SPECS field bus  Global description  Module description Master Slave Mezzanine  Implementation  Link development.
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
LHCb Outer Tracker Electronics 40MHz Upgrade
Iwaki System Readout Board User’s Guide
Christophe Beigbeder PID meeting
Front-end digital Status
14BIT 125MHz ADC Board for JPARC-K Status Report Mircea Bogdan August 9, 2007 The University of Chicago.
FEE Electronics progress
Tests Front-end card Status
LCLS Machine Protection System
Presentation transcript:

Service Board Production Test Rafael Nobrega LHCb Roma1

Components Testing Production Nr: 165 Service Boards Automatic procedure in C (on going) –ELMB connections and functionalities –SPI FLash Memory (read/write) –EEPROM –PCF8575 –Actel connections and functionalities –I2C lines (using CARDIAC) Test if all components are responding and test ELMB firmware procedures

CANbus Service Boards Overview ELMB0ELMB1ELMB2ELMB3 LVDSConvertersLVDSConverters FPGA 12 test pulse lines I2C I/O Registers (32 bits) 12 reset lines front-end line (SCL, SDA_O, SDA_I, TEST_PULSE, RESET_LINE) 12 I2C-like channels SPI I2C internal bus 12 I2C-like channels I2C internal bus - Actel FPGA. Test pulses - PCF8575 (x2). Power-Control. Reset lines - EEPROM 24A00 - LVDS Converters. Front-end lines SPI communication Flash Memories (x4) CANbus ELMBs Power-Control SERVICE BOARD 128b EEPROM 4Mbit Flash Memory 4Mbit Flash Memory 4Mbit Flash Memory 4Mbit Flash Memory

Service Board Components LVDS-LVTTL DS90LV047 (x12) DS90LV048 (x5) Flash Memories (x4) Switches MAX893L (x4) ELMB (x4) VME bus signals Testing with PDM and Back- Plane Supply, Clk40 and CANbus Actel FPGA 16bits I2C-IO PCF8575 (x2) EEPROM 24A00

Test Set-up Small Experiment Set-up –Back-Plane –TTCvx –TTCVI –PDM CANbus distribution Clock distribution (simulated) –Sevice Boards 4 ELMBs –Kvaser CANbus –CARDIACs Use of all I2C lines –Control Program (C based)

Test Structure Test organized in classes (easy diagnostics) Classes –ELMB Actel FPGA –I2C internal bus connections –I2c communication (read/write registers) –Test-pulses (CARDIACs) »Machine clock –ELMB Reset scheme Flash Memory –I2C internal bus connections –I2c communication (read/write registers) EEPROM –I2C internal bus connections –I2c communication (read/write registers) PCF8575 –I2C internal bus connections –I2c communication (read/write registers) CARDIAC connections –I2C-like bus connections –I2c communication (read/write registers) –Test-pulse –Reset lines ELMB ( ) FE PCF8575 EEPROM Flash Mem. FPGA

Cosmic-Ray Test Station Prototype of Front-end Control System (similar to experiment) Long term acquisition procedures (foreseen days of acquisition) 6 MWPC chambers Maximum of about 70 front-end boards One Service Board used to control the entire station Used also to test ELMB firmware and algorithms ELMB firmware development and changes based on acquisition requirements

Conclusion The program to test the SBs is in progress –Remote and automatic test Test set-up will be similar to experiment –Back-plane –PDM –Service Boards The main procedures have been defined –ELMB –Flash Memory –EEPROM –Actel FPGA –I2C IO components –I2C lines