Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Slides:

Advertisements

Similar presentations

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Advertisements

9/15/05ELEC / Lecture 71 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

10/25/05ELEC / Lecture 151 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Digital Integrated Circuits A Design Perspective

Dec. 6, 2005ELEC Glitch Power1 Low power design: Insert delays to eliminate glitches Yijing Chen Dec.6, 2005 Auburn university.

Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.

© Digital Integrated Circuits 2nd Inverter CMOS Inverter: Digital Workhorse  Best Figures of Merit in CMOS Family  Noise Immunity  Performance  Power/Buffer.

ELEN 468 Lecture 301 ELEN 468 Advanced Logic Design Lecture 30 VLSI Transistor/Gate Characteristics.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 13: Power Dissipation Prof. Sherief Reda Division of Engineering, Brown.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 13 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino.

Fall 06, Sep 14 ELEC / Lecture 5 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (Formerly ELEC / )

Lecture 5 – Power Prof. Luke Theogarajan

1 Lecture 4: Transistor Summary/Inverter Analysis Subthreshold MOSFET currents IEEE Spectrum, 7/99, p. 26.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 6 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Dynamic Power: Device Sizing Vishwani.

Lecture 7: Power.

© 2000 Prentice Hall Inc. Figure 6.1 AND operation.

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

Lecture 21, Slide 1EECS40, Fall 2004Prof. White Lecture #21 OUTLINE –Sequential logic circuits –Fan-out –Propagation delay –CMOS power consumption Reading:

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

Cascading CMOS gates. Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Cascading CMOS Goal l Designing for minimum propagation.

Power, Energy and Delay Static CMOS is an attractive design style because of its good noise margins, ideal voltage transfer characteristics, full logic.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 3 ASIC.

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

EE466: VLSI Design Power Dissipation. Outline Motivation to estimate power dissipation Sources of power dissipation Dynamic power dissipation Static power.

1 Delay Estimation Most digital designs have multiple data paths some of which are not critical. The critical path is defined as the path the offers the.

Gheorghe M. Ştefan

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

Evolution in Complexity Evolution in Transistor Count.

Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.

Integrated Circuit Logic Families. Outline  Integrated Circuit Logic Families.

THE INVERTERS. DIGITAL GATES Fundamental Parameters l Functionality l Reliability, Robustness l Area l Performance »Speed (delay) »Power Consumption »Energy.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Chapter 07 Electronic Analysis of CMOS Logic Gates

Ratioed Circuits Ratioed circuits use weak pull-up and stronger pull-down networks. The input capacitance is reduced and hence logical effort. Correct.

Modern VLSI Design 2e: Chapter 3 Copyright  1998 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Notices You have 18 more days to complete your final project!

Pass-Transistor Logic. AND gate NMOS-only switch.

Digital Integrated Circuits© Prentice Hall 1995 Sequential Logic SEQUENTIAL LOGIC.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 18: October 14, 2013 Energy and Power.

Topics Combinational network delay.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Circuit design for FPGAs n Static CMOS gate vs. LUT n LE output drivers n Interconnect.

Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 17: October 19, 2011 Energy and Power.

Inverter Chapter 5 The Inverter April 10, Inverter Objective of This Chapter  Use Inverter to know basic CMOS Circuits Operations  Watch for performance.

© Digital Integrated Circuits 2nd Inverter EE5900 Advanced Algorithms for Robust VLSI CAD The Inverter Dr. Shiyan Hu Office: EERC 731 Adapted.

EE141 © Digital Integrated Circuits 2nd Inverter 1 Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje.

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.

Digital Integrated Circuits© Prentice Hall 1995 Arithmetic Arithmetic Building Blocks.

© Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits A Design Perspective The Inverter Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

FPGA-Based System Design: Chapter 2 Copyright  2004 Prentice Hall PTR Topics n Logic gate delay. n Logic gate power consumption. n Driving large loads.

Chapter 6 Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved. High-Speed CMOS Logic Design.

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Electrical properties of static combinational gates: –transfer characteristics;

Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 6.1 EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng.

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

LOW POWER DESIGN METHODS

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.

Damu, 2008EGE535 Fall 08, Lecture 51 EGE535 Low Power VLSI Design Lecture #5 & 6 CMOS Inverter.

The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Day 16: September 15, 2010 Energy and Power

Presentation transcript:

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Why worry about power? -- Heat Dissipation DEC source : arpa-esto microprocessor power dissipation

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Evolution in Power Dissipation

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Why worry about power — Portability

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Where Does Power Go in CMOS?

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Dynamic Power Consumption

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Dynamic Power Consumption - Revisited

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Power Consumption is Data Dependent

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probabilities for Basic Gates

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probability of 2-input NOR Gate

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Problem: Reconvergent Fanout

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design How about Dynamic Circuits?

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design 4-input NAND Gate

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transition Probabilities for Dynamic Gates

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Glitching in Static CMOS

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Example 1: Chain of NOR Gates

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Example 2: Adder Circuit

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design How to Cope with Glitching?

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Short Circuit Currents

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Impact of rise/fall times on short-circuit currents

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Short-circuit energy as a function of slope ratio

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Static Power Consumption

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Leakage

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Sub-Threshold in MOS

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Power Analysis in SPICE

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Design for Worst Case

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Reducing V dd

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Lower V dd Increases Delay

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Lowering the Threshold

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transistor Sizing for Power Minimization

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Transistor Sizing for Fixed Throughput

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Reducing Effective Capacitance

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Summary