Presentation is loading. Please wait.

Presentation is loading. Please wait.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Published byGertrude Clarke Modified over 8 years ago

Similar presentations

Presentation on theme: "Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices."— Presentation transcript:

1 Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices

2 Digital Integrated Circuits© Prentice Hall 1995 Devices Goal of this chapter

3 Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor

4 Digital Integrated Circuits© Prentice Hall 1995 Devices Cross-Section of CMOS Technology

5 Digital Integrated Circuits© Prentice Hall 1995 Devices MOS transistors Types and Symbols D S G D S G G S DD S G NMOS Enhancement NMOS PMOS Depletion Enhancement B NMOS with Bulk Contact

6 Digital Integrated Circuits© Prentice Hall 1995 Devices Threshold Voltage: Concept

7 Digital Integrated Circuits© Prentice Hall 1995 Devices The Threshold Voltage

8 Digital Integrated Circuits© Prentice Hall 1995 Devices Current-Voltage Relations

9 Digital Integrated Circuits© Prentice Hall 1995 Devices Current-Voltage Relations

10 Digital Integrated Circuits© Prentice Hall 1995 Devices Transistor in Saturation

11 Digital Integrated Circuits© Prentice Hall 1995 Devices I-V Relation

12 Digital Integrated Circuits© Prentice Hall 1995 Devices A model for manual analysis

13 Digital Integrated Circuits© Prentice Hall 1995 Devices Dynamic Behavior of MOS Transistor

14 Digital Integrated Circuits© Prentice Hall 1995 Devices The Gate Capacitance

15 Digital Integrated Circuits© Prentice Hall 1995 Devices Average Gate Capacitance Most important regions in digital design: saturation and cut-off Different distributions of gate capacitance for varying operating conditions

16 Digital Integrated Circuits© Prentice Hall 1995 Devices Diffusion Capacitance

17 Digital Integrated Circuits© Prentice Hall 1995 Devices Junction Capacitance

18 Digital Integrated Circuits© Prentice Hall 1995 Devices Linearizing the Junction Capacitance Replace non-linear capacitance by large-signal equivalent linear capacitance which displaces equal charge over voltage swing of interest

19 Digital Integrated Circuits© Prentice Hall 1995 Devices The Sub-Micron MOS Transistor

20 Digital Integrated Circuits© Prentice Hall 1995 Devices Threshold Variations

21 Digital Integrated Circuits© Prentice Hall 1995 Devices Parasitic Resistances

22 Digital Integrated Circuits© Prentice Hall 1995 Devices Velocity Saturation (1)

23 Digital Integrated Circuits© Prentice Hall 1995 Devices Velocity Saturation (2)

24 Digital Integrated Circuits© Prentice Hall 1995 Devices Sub-Threshold Conduction

25 Digital Integrated Circuits© Prentice Hall 1995 Devices Latchup

26 Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE MODELS

27 Digital Integrated Circuits© Prentice Hall 1995 Devices MAIN MOS SPICE PARAMETERS

28 Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE Parameters for Parasitics

29 Digital Integrated Circuits© Prentice Hall 1995 Devices SPICE Transistors Parameters

30 Digital Integrated Circuits© Prentice Hall 1995 Devices Fitting level-1 model for manual analysis

31 Digital Integrated Circuits© Prentice Hall 1995 Devices Technology Evolution

Download ppt "Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices."

Similar presentations

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.

Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.

Digital Integrated Circuits© Prentice Hall 1995 Low Power Design Low Power Design in CMOS.
Physical structure of a n-channel device:

Physical structure of a n-channel device:
Elettronica T A.A. 2010-2011 Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.
MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.

MODULE SYSTEM LOGIC GATE CIRCUIT DQ CMOS Inverter ASIC Full-Custom Semi-Custom Programmable FPGA PLD Cell-Based Gate Arrays General Purpose DRAM & SRAM.
University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.

University of Toronto ECE530 Analog Electronics Review of MOSFET Device Modeling Lecture 2 # 1 Review of MOSFET Device Modeling.
Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.

Digital Integrated Circuits© Prentice Hall 1995 Devices Jan M. Rabaey The Devices.
VLSI Design/ RMC© D. Al-Khalili Devices-2 1 The Threshold Voltage  The voltage applied between the gate and the source which causes the beginning of the.

VLSI Design/ RMC© D. Al-Khalili Devices-2 1 The Threshold Voltage  The voltage applied between the gate and the source which causes the beginning of the.
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
Lecture 3: CMOS Transistor Theory. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 3: CMOS Transistor Theory2 Outline  Introduction  MOS Capacitor  nMOS I-V.

Lecture 3: CMOS Transistor Theory. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 3: CMOS Transistor Theory2 Outline  Introduction  MOS Capacitor  nMOS I-V.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.

Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 12 Lecture 12: MOS Transistor Models Prof. Niknejad.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.

Introduction to VLSI Circuits and Systems, NCUT 2007 Chapter 6 Electrical Characteristic of MOSFETs Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Lecture #16 OUTLINE Diode analysis and applications continued

Lecture #16 OUTLINE Diode analysis and applications continued
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.

Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.

Similar presentations

Ads by Google