October 29 Review for 2nd Exam Ask Questions! 4/26/2019

Slides:



Advertisements
Similar presentations
Chapter 2: Data Manipulation
Advertisements

Machine cycle.
Adding the Jump Instruction
ISA Issues; Performance Considerations. Testing / System Verilog: ECE385.
1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.
CIS 314 Fall 2005 MIPS Datapath (Single Cycle and Multi-Cycle)
Datorteknik DatapathControl bild 1 Designing a Single Cycle Datapath & Datapath Control.
331 W08.1Spring :332:331 Computer Architecture and Assembly Language Spring 2006 Week 8: Datapath Design [Adapted from Dave Patterson’s UCB CS152.
Midterm Wednesday Chapter 1-3: Number /character representation and conversion Number arithmetic Combinational logic elements and design (DeMorgan’s Law)
10/26/2004Comp 120 Fall October Only 11 to go! Questions? Today Exam Review and Instruction Execution.
Computer ArchitectureFall 2007 © October 3rd, 2007 Majd F. Sakr CS-447– Computer Architecture.
10/18/2005Comp 120 Fall October Questions? Instruction Execution.
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
Chapter 2.2 Machine Language.
Processor I CPSC 321 Andreas Klappenecker. Midterm 1 Thursday, October 7, during the regular class time Covers all material up to that point History MIPS.
S. Barua – CPSC 440 CHAPTER 5 THE PROCESSOR: DATAPATH AND CONTROL Goals – Understand how the various.
The Processor Andreas Klappenecker CPSC321 Computer Architecture.
COSC 3430 L08 Basic MIPS Architecture.1 COSC 3430 Computer Architecture Lecture 08 Processors Single cycle Datapath PH 3: Sections
Lec 15Systems Architecture1 Systems Architecture Lecture 15: A Simple Implementation of MIPS Jeremy R. Johnson Anatole D. Ruslanov William M. Mongan Some.
Computer Organization CS224 Fall 2012 Lesson 22. The Big Picture  The Five Classic Components of a Computer  Chapter 4 Topic: Processor Design Control.
Computer Organization & Programming Chapter 6 Single Datapath CPU Architecture.
1  1998 Morgan Kaufmann Publishers Where we are headed Performance issues (Chapter 2) vocabulary and motivation A specific instruction set architecture.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
COM181 Computer Hardware Lecture 6: The MIPs CPU.
May 22, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 14: A Simple Implementation of MIPS * Jeremy R. Johnson Mon. May 17, 2000.
10/25/2005Comp 120 Fall October 25 Review for 2 nd Exam on Tuesday 27 October MUL not MULI Ask Questions!
CS 230: Computer Organization and Assembly Language
CS 286 Computer Architecture & Organization
COMPUTER ARCHITECTURE & OPERATIONS I
Instruction Set Architecture
Computer Design & Organization
Computer Science 210 Computer Organization
Morgan Kaufmann Publishers
Introduction CPU performance factors
/ Computer Architecture and Design
ELEN 468 Advanced Logic Design
Morgan Kaufmann Publishers
Processor Architecture: Introduction to RISC Datapath (MIPS and Nios II) CSCE 230.
Multi-Cycle CPU.
Processor (I).
CS/COE0447 Computer Organization & Assembly Language
The fetch-execute cycle
Computer Architecture & Operations I
Super Quick Architecture Review
CS170 Computer Organization and Architecture I
CSCI206 - Computer Organization & Programming
CSCE 212 Chapter 5 The Processor: Datapath and Control
Chapter Five The Processor: Datapath and Control
CS149D Elements of Computer Science
Computer Architecture & Operations I
A Multiple Clock Cycle Instruction Implementation
Datapath & Control MIPS
Chapter Five The Processor: Datapath and Control
The University of Adelaide, School of Computer Science
September 24 Test 1 review More programming
Rocky K. C. Chang 6 November 2017
Composing the Elements
Composing the Elements
Systems Architecture I
The Processor Lecture 3.2: Building a Datapath with Control
22 October 3 classes before 2nd exam! Control 1/16/2019
Systems Architecture I
COMS 361 Computer Organization
Simple Implementation
Multicycle Design.
COMP541 Datapaths I Montek Singh Mar 18, 2010.
Review Fig 4.15 page 320 / Fig page 322
The Processor: Datapath & Control.
COMS 361 Computer Organization
CS161 – Design and Architecture of Computer Systems
Presentation transcript:

October 29 Review for 2nd Exam Ask Questions! 4/26/2019 Comp 120 Fall 2001

Chapter 1 Computer Abstractions Input/Output/Memory/Datapath/Control Instruction Set Architecture “This interface enables implementations of varying cost/performance to run identical software” 4/26/2019 Comp 120 Fall 2001

Chapter 2 Performance Only complete and reliable measure is TIME CPU execution time is the product of 3 basic measurements of different levels in the computer: instruction count, CPI, clock cycle time Any measure that summarizes performance should reflect execution time. 4/26/2019 Comp 120 Fall 2001

Chapter 3 Instructions Two key principles: Instructions are represented as numbers programs can be stored in memory and accessed just like numbers Instruction Formats: R, I, J Instruction Fields: OP, RS, RT, RD, SHAMT, FUNCT, ADDRESS 4/26/2019 Comp 120 Fall 2001

Chapter 4 Arithmetic Bit patterns have no inherent meaning They may represent instructions signed integers unsigned integers floating point numbers etc. What is represented depends on the instruction Computer numbers have limited size and precision 4/26/2019 Comp 120 Fall 2001

Chapter 5 Processor Combining our Data Path with Control implements the major part of a processor Finite State Machines are a simple way of combining logic with a clock to get sequential behavior 4/26/2019 Comp 120 Fall 2001

Five Execution Steps Instruction Fetch Instruction Decode and Register Fetch Execution, Memory Address Computation, or Branch Completion Memory Access or R-type instruction completion Memory Read Completion INSTRUCTIONS TAKE FROM 3 - 5 CYCLES! A FSM looks at the op-code to determine how many... 4/26/2019 Comp 120 Fall 2001