Ratioed Logic EE141.

Slides:

Advertisements

Similar presentations

ECE555 Lecture 5 Nam Sung Kim University of Wisconsin – Madison

Advertisements

COMBINATIONAL LOGIC DYNAMICS

FPGA-Based System Design: Chapter 2 Copyright 2003 Prentice Hall PTR Gate Design n Static complementary logic gate structures. n Switch logic. n Other.

Elettronica T A.A Digital Integrated Circuits © Prentice Hall 2003 Inverter CMOS INVERTER.

Department of Electrical and Computer Engineering Microsystems Prototyping Laboratory Carry Skip 4-Bit Blocks in Pass and DCVSL Logic Michael Morgan Department.

Combinational Circuits

Designing Combinational Logic Circuits: Part2 Alternative Logic Forms:

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 12 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

10/20/05ELEC / Lecture 141 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits© Prentice Hall 1995 Combinational Logic COMBINATIONAL LOGIC.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.

1 EE 587 SoC Design & Test Partha Pande School of EECS Washington State University

Digital Integrated Circuits© Prentice Hall 1995 Inverter THE INVERTERS.

EE415 VLSI Design DYNAMIC LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

A Class Presentation for VLSI Course by : Fatemeh Refan Based on the work Leakage Power Analysis and Comparison of Deep Submicron Logic Gates Geoff Merrett.

Notices You have 18 more days to complete your final project!

Pass-Transistor Logic. AND gate NMOS-only switch.

L 19: Low Power Circuit Optimization. Power Optimization Modeling and Technology Circuit Design Level –logic Families –low-power Flip-Flops –low-power.

ECE442: Digital ElectronicsSpring 2008, CSUN, Zahid Static CMOS Logic ECE442: Digital Electronics.

Chapter 6 (I) Designing Combinational Logic Circuits Static CMOS

Pass Transistor Logic EMT 251. Pass Transistor Logic I n p u t s Switch Network Out A B B B.

CSE477 L07 Pass Transistor Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 07: Pass Transistor Logic Mary Jane Irwin (

Digital Integrated Circuits A Design Perspective

Introduction to VLSI Design© Steven P. Levitan 1998 Introduction Properties of Complementary CMOS Gates.

EE141 Combinational Circuits 1 Chapter 6 Designing Combinational Logic Circuits November 2002.

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 Digital Integrated Circuits A Design Perspective Designing Combinational Logic Circuits.

Static CMOS Logic Seating chart updates

EE141 © Digital Integrated Circuits 2nd Combinational Circuits 1 A few notes for your design  Finger and multiplier in schematic design  Parametric analysis.

EE415 VLSI Design. Read 4.1, 4.2 COMBINATIONAL LOGIC.

1 Dynamic CMOS Chapter 9 of Textbook. 2 Dynamic CMOS  In static circuits at every point in time (except when switching) the output is connected to either.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Dynamic CMOS LogicDynamic CMOS Logic V1.0 5/4/2003.

EE141 Combinational Circuits 1 Chapter 6 (I) Designing Combinational Logic Circuits Static CMOSStatic CMOS Pass Transistor LogicPass Transistor Logic V1.0.

EE 466/586 VLSI Design Partha Pande School of EECS Washington State University

CSE477 L06 Static CMOS Logic.1Irwin&Vijay, PSU, 2003 CSE477 VLSI Digital Circuits Fall 2003 Lecture 06: Static CMOS Logic Mary Jane Irwin (

Lecture 08: Pass Transistor Logic

EE415 VLSI Design Harris Semiconductor Field Trip to Harris Semiconductor Monday (February 28th) Leave at 9:00 AM from Stocker There will be a class on.

Lecture 10: Circuit Families

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

COMBINATIONAL LOGIC [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]

IV UNIT : GATE LEVEL DESIGN

Copyright © 2004 The McGraw-Hill Companies, Inc. All rights reserved.

Pass-Transistor Logic

EE141 Chapter 5 The Inverter April 10, 2003.

CMOS Inverter First Glance

CSE477 VLSI Digital Circuits Fall 2002 Lecture 06: Static CMOS Logic

ELEC 5270/6270 Spring 2013 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

ENG2410 Digital Design “CMOS Technology”

CSE477 VLSI Digital Circuits Fall Lecture 07: Pass Transistor Logic

Digital Integrated Circuits 17: CMOS III: Design and Scaling

ELEC 5270/6270 Spring 2015 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Chapter 6 (II) Designing Combinational Logic Circuits (II)

Lecture 10: Circuit Families

COMBINATIONAL LOGIC.

Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56

ELEC 5270/6270 Spring 2011 Low-Power Design of Electronic Circuits Pass Transistor Logic: A Low Power Logic Family Vishwani D. Agrawal James J. Danaher.

COMBINATIONAL LOGIC DESIGN

Review Lectures Mar. 31 – April Note:.

EE141 Chapter 6 Designing Combinational Logic Circuits V1.0 4/25/2003.

Lecture 10: Circuit Families

COMBINATIONAL LOGIC - 2.

COMBINATIONAL LOGIC - 3.

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective

ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Pseudo-nMOS, Dynamic CMOS and Domino CMOS Logic Vishwani D. Agrawal James J. Danaher.

Presentation transcript:

Ratioed Logic EE141

EE141 Ratioed Logic EE141

EE141 Ratioed Logic EE141

EE141 Active Loads EE141

Pseudo-NMOS VTC Smaller load Lower static power consumption lower VOL EE141 Pseudo-NMOS VTC 0.0 0.5 1.0 1.5 2.0 2.5 3.0 V in [V] o u t W/L p = 4 = 2 = 1 = 0.25 = 0.5 Smaller load Lower static power consumption lower VOL Higher tPLH EE141

EE141 Improved Loads EE141

Improved Loads (2) Differential Cascode Voltage Switch Logic (DCVSL) V EE141 Improved Loads (2) V V DD DD M1 M2 Out Out A A PDN1 PDN2 B B V V SS SS Differential Cascode Voltage Switch Logic (DCVSL) EE141

EE141 DCVSL Example EE141

Pass-Transistor Logic EE141

Pass-Transistor Logic EE141 Pass-Transistor Logic EE141

EE141 Example: AND Gate EE141

NMOS-Only Logic In Out x EE141 [V] e g a t l o V Time [ns] 3.0 2.0 1.0 0.0 0.5 1 1.5 2 Time [ns] EE141

NMOS-only Switch V does not pull up to 2.5V, but 2.5V - V EE141 NMOS-only Switch C = 2.5 V C = 2.5 V M 2 A = 2.5 V A = 2.5 V B M B n C M 1 L V does not pull up to 2.5V, but 2.5V - V B TN Threshold voltage loss causes static power consumption NMOS has higher threshold than PMOS (body effect) EE141

NMOS Only Logic: Level Restoring Transistor EE141 NMOS Only Logic: Level Restoring Transistor V DD V Level Restorer DD M r B M 2 X A M n Out M 1 • Advantage: Full Swing • Restorer adds capacitance, takes away pull down current at X • Ratio problem EE141

Complementary Pass Transistor Logic EE141 Complementary Pass Transistor Logic EE141

Solution 3: Transmission Gate EE141 Solution 3: Transmission Gate C C A B A B C C C = 2.5 V A = 2.5 V B C L C = 0 V EE141

Resistance of Transmission Gate EE141 Resistance of Transmission Gate EE141

Pass-Transistor Based Multiplexer EE141 Pass-Transistor Based Multiplexer S S VDD GND In1 S S In2 EE141

EE141 Transmission Gate XOR B B M2 A A F M1 M3/M4 B B EE141

Transmission Gate Full Adder EE141 Transmission Gate Full Adder Similar delays for sum and carry EE141