Silicon Wafer cm (5’’- 8’’) mm

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Pertemuan 5 Fabrikasi IC CMOS
FABRICATION PROCESSES
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Technology
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
CMOS Fabrication EMT 251.
Simplified Example of a LOCOS Fabrication Process
CMOS Process at a Glance
VLSI Design Lecture 2: Basic Fabrication Steps and Layout
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
Fabrication of p-n junction in Si Silicon wafer [1-0-0] Type: N Dopant: P Resistivity: Ω-cm Thickness: µm.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Sedra/Prentice Hall, Saint/McGrawHill,
Lecture #51 Lecture #5 – VLSI Design Review zPhotolithography zPatterning Silicon zProcess steps used are: yStarts with Si wafer yThermal oxidation yPhotoresist.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
Device Fabrication Example
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process I Dr. Shiyan Hu Office: EERC 518 Adapted and modified from Digital Integrated.
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
Microelectronic Device Fabrication
Fabrication of Active Matrix (STEM) Detectors
Click mouse or hit space bar to advance slides All slides property of Cronos, all rights reserved Silicon Substrate Add nitride.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
I.C. Technology Processing Course Trinity College Dublin.
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
EE141 © Digital Integrated Circuits 2nd Manufacturing 1 Manufacturing Process Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital Integrated.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
By: Joaquin Gabriels November 24 th,  Overview of CMOS  CMOS Fabrication Process Overview  CMOS Fabrication Process  Problems with Current CMOS.
NanoFab Trainer Nick Reeder June 28, 2012.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
IC Processing. Initial Steps: Forming an active region Si 3 N 4 is etched away using an F-plasma: Si3dN4 + 12F → 3SiF 4 + 2N 2 Or removed in hot.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics Fall 2006.
CMOS VLSI Fabrication.
CMOS FABRICATION.
Fab - Step 1 Take SOI Wafer Top view Side view Si substrate SiO2 – 2 um Si confidential.
Side ViewTop View Beginning from a silicon wafer.
1 Device Fabrication And Diffusion Overview 5 and 8 February 2016 Silicon Wafer Production-Refer to Chapter “0” Prologue Raw material ― Polysilicon nuggets.
Patterning - Photolithography
CMOS Fabrication EMT 251.
Lecture 2 State-of-the art of CMOS Technology
IC Manufactured Done by: Engineer Ahmad Haitham.
Basic Planar Processes
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Fabrication Process terms
Manufacturing Process I
CMOS Process Flow.
Chapter 1 & Chapter 3.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Digital Integrated Circuits A Design Perspective
Band Theory: Metallic Bonding
Add nitride Silicon Substrate.
Manufacturing Process I
Chapter 1.
Analysis versus design
Wally Dream Job.
Manufacturing Process I
Elemental silicon is melted and grown into a single crystal ingot
Add nitride Silicon Substrate
CSE 87 Fall 2007 Chips and Chip Making
Presentation transcript:

Silicon Wafer 125-200cm (5’’- 8’’) 0.5-0.8mm Initial doping ~ 1015 cm-3

Silicon Oxidation Si

Silicon Oxidation O2 SiO2 0.44tox Si

Silicon Epitaxial Growth p-type Si Epi Layer SiCl4 or SiH4 Gas with Impurities n-type Si

Silicon Etching Layer to be etched Mask Layer Apply Etch a,c: Etch selectivities b: Anisotropy

Ion Implantation Fixed Ions Dopant Ion from an accelerator Final Implanted Ion Location

Ion Diffusion High Concentration Low

Photolithography

Start with a Silicon Wafer Photolithography Start with a Silicon Wafer

Deposit a Layer of Silicon Dioxide Photolithography Deposit a Layer of Silicon Dioxide

We want to create this pattern Photolithography A “Mask” Layer We want to create this pattern on the silicon wafer

Spin a Photoresist Layer Photolithography Spin a Photoresist Layer

Uniform UV Light Illumination

Uniform UV Light Illumination

Uniform UV Light Illumination Negative Photoresist

Photolithography

Next we develop the photoresist Photolithography Next we develop the photoresist

Then we remove the photoresist Photolithography Then we remove the photoresist

Next, we want to implant the dopant ions Photolithography Next, we want to implant the dopant ions

Uniform Implantation of dopant ions Photolithography Uniform Implantation of dopant ions

Uniform Implantation of dopant ions Photolithography Uniform Implantation of dopant ions

Diffusion at High Temperatures Photolithography Diffusion at High Temperatures

Remove Silicon Dioxide Photolithography Remove Silicon Dioxide

Positive Photoresist Process Typically for depositing Polysilicon, but also for diffusions is small processes

Positive Photoresist Process Start with a Silicon Wafer

Positive Photoresist Process

Positive Photoresist Process

Positive Photoresist Process

Photolithography

Photolithography

Photolithography Develop the pattern

Photolithography After Etching

Photolithography Remove the Photoresist We have a polysilicon region