FPGA.

Slides:



Advertisements
Similar presentations
EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.
Advertisements

Programmable Logic Devices
FPGA structure and programming - Eli Kaminsky 1 FPGA structure and programming.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
ALTERA UP2 Tutorial 1: The 15 Minute Design. Figure 1.1 The Altera UP 1 CPLD development board. ALTERA UP2 Tutorial 1: The 15 Minute Design.
PIC microcontrollers. PIC microcontrollers come in a wide range of packages from small chips with only 8 pins and 512 words of memory all the way up to.
Boolean Algebra (Continued) ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning.
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 A Project Proposal for.
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Programmable Logic Devices
Basic Digital Logic 2 Combinational Logic
Sept. 2005EE37E Adv. Digital Electronics Lesson 1 CPLDs and FPGAs: Technology and Design Features.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
ECE 477 Senior Design Group 2  Fall Outline Project overviewProject overview Design Challenges FacedDesign Challenges Faced ECE 270/362 knowledge.
ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.
FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.
Basic Logic Functions Chapter 2 Subject: Digital System Year: 2009.
CEC 220 Digital Circuit Design Programmable Logic Devices
Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
Programmable Logic Devices
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
1 Introduction to Engineering Fall 2006 Lecture 17: Digital Tools 1.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Introduction to ASIC,FPGA,PLDs (16 marks)
Field Programmable Gate Arrays
EET 1131 Unit 4 Programmable Logic Devices
ETE Digital Electronics
Sequential Programmable Devices
Figure 1.1 A silicon wafer. Figure 1.1 A silicon wafer.
Figure 1.1. A silicon wafer..
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Introduction to Programmable Logic
Each I/O pin may be configured as either input or output.
XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985
Basic Digital Logic.
ECE 4110– 5110 Digital System Design
From Silicon to Microelectronics Yahya Lakys EE & CE 200 Fall 2014
Electronics for Physicists
FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM
CS Chapter 3 (3A and ) – Part 4 of 5
Dr. Clincy Professor of CS
Hardware Description Languages
Programmable Logic Devices: CPLDs and FPGAs with VHDL Design
These chips are operates at 50MHz clock frequency.
We will be studying the architecture of XC3000.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Generic Array Logic (GAL)
Programmable Electrically Erasable Logic Devices (PEEL)
Lesson 4 Synchronous Design Architectures: Data Path and High-level Synthesis (part two) Sept EE37E Adv. Digital Electronics.
Introduction to Programmable Logic Devices
Dr. Clincy Professor of CS
Digital Fundamentals Tenth Edition Floyd Chapter 11.
Programmable Logic- How do they do that?
Electronics for Physicists
PROGRAMMABLE LOGIC DEVICES (PLD) UNIT-IV
FIGURE 5-1 MOS Transistor, Symbols, and Switch Models
Implementing Logic Gates and Circuits
♪ Embedded System Design: Synthesizing Music Using Programmable Logic
Programmable logic and FPGA
Presentation transcript:

FPGA

FPGA Basics What is FPGA Field Programmable Gate Array An FPGA is a regular structure of logic cells (modules) and interconnect, which is under the designer’s complete control. An FPGA is really some programmable logic with a whole bunch of programmable wires

Advantage of Spartan family The relative positions of vcc and ground remain constant across like packages giving you the piece of mind that not to relay out. Our board when migrating to larger or smaller density devices

Tools of FPGA VHDL is used to describe digital designs. Inorder to build a chip several tools are needed Simulation tool Synthesis tool Implementation tool

Pin configuration of fpga Pins Vs pin dedicated FPGA pins fall into two categories 1. Dedicated pins 2. User pins DEDICATED PINS power pins configuration pins dedicated input or clock inputs

USER PINS The bulk of the pins an FPGA are user pins. I/O stands for input output. We have total control over user I/O. they can be programmed to be inputs, outputs, or bidirectional. Each I/O pin is connected to an I/O pins is connected to an I/O cell inside the FPGA. I/O bank An FPGA has many Vcc I/O pins, usually all connected to the same voltage. But new generation of FPGA’s have a concept of user I/O is split into groups, each have its own Vcc I/O voltage