Presentation is loading. Please wait.

Presentation is loading. Please wait.

Programmable Electrically Erasable Logic Devices (PEEL)

Published byBlaze Rodger Walsh Modified over 5 years ago

Similar presentations

Presentation on theme: "Programmable Electrically Erasable Logic Devices (PEEL)"— Presentation transcript:

1 Programmable Electrically Erasable Logic Devices (PEEL)
PEEL is a EEPLDs offered by International CMOS Technology. It can be electrically erasable and reprogrammable. These devices are PEEL18CV8 and PEEL22CV10. These are 20 and 24 pin PAL chips respectively. PEEL18CV8 has 9 dedicated inputs, 1 clock/input line, and 8 I/O pins. Each of these I/O pins can be configured as either input, output or bidirectional I/O.

2 Block Diagram of PEEL18CV8

3 PEEL18CV8 Macrocell

4 Each macrocell consists D flip flop and 2 multiplexers.
PEEL18CV8 Macrocell PEEL18CV8 has 8 macrocells. Each macrocell consists D flip flop and 2 multiplexers. In each macrocell, D input of the flip flop is derived by ORing 8 product terms of the AND array. The flip flop is triggered on the positive edge of the clock signal. The synchronous preset and asynchronous clear inputs of the flip flop are derived from separate product terms. An additional product term is used to enable the output buffer of the each macrocell. In each macrocell, the control bits (A, B, C, D) of the mux can be programmed using EEPROM cells to select 1 of 12 configurations.

5 Configurations of Macrocell

6 Configurations of Macrocell

7 Configurations of Macrocell

8 Design a sequential circuit using PEEL18CV8

9 Design a sequential circuit using PEEL18CV8

Download ppt "Programmable Electrically Erasable Logic Devices (PEEL)"

Similar presentations

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.

Lecture 11-1 FPGA We have finished combinational circuits, and learned registers. Now are ready to see the inside of an FPGA.
D-Type Flip Flops Benchmark Companies Inc PO Box

D-Type Flip Flops Benchmark Companies Inc PO Box
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
D Flip-Flop.

D Flip-Flop.
Synchronous Counters with SSI Gates

Synchronous Counters with SSI Gates
Chapter 5 Internal Memory

Chapter 5 Internal Memory
ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.

ENGIN112 L20: Sequential Circuits: Flip flops October 20, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 20 Sequential Circuits: Flip.
Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.

Registers  Flip-flops are available in a variety of configurations. A simple one with two independent D flip-flops with clear and preset signals is illustrated.
Multiplexers, Decoders, and Programmable Logic Devices

Multiplexers, Decoders, and Programmable Logic Devices
ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.

ECE 331 – Digital System Design Tristate Buffers, Read-Only Memories and Programmable Logic Devices (Lecture #16) The slides included herein were taken.
Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.

Programmable Array Logic (PAL) Fixed OR array programmable AND array Fixed OR array programmable AND array Easy to program Easy to program Poor flexibility.
Sequential Circuit Introduction to Counter

Sequential Circuit Introduction to Counter
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.

Flip Flops. Clock Signal Sequential logic circuits have memory Output is a function of input and present state Sequential circuits are synchronized by.
Figure to-1 Multiplexer and Switch Analog

Figure to-1 Multiplexer and Switch Analog
Basic Sequential Components CT101 – Computing Systems Organization.

Basic Sequential Components CT101 – Computing Systems Organization.
Computer Organization & Programming Chapter 5 Synchronous Components.

Computer Organization & Programming Chapter 5 Synchronous Components.
Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.

Analysis and Synthesis of Synchronous Sequential Circuits A “synchronizing” pulse/edge signal (clock) controls the operation of the memory portion of the.
Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.

Chapter 10 Flip-Flops and Registers 1. Objectives You should be able to: Explain the internal circuit operation of S-R and gated S-R flip-flops. Explain.
A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

A sequential logic circuit (a.k.a. state machine) consists of both combinational logic circuit(s) and memory devices (flip flops). The combinational circuits.

Similar presentations

Ads by Google