Spartan-II + Soft IP = Programmable ASSP

Slides:



Advertisements
Similar presentations
Digital Consumer Roadshow 2004: 7400 Logic Replacement.
Advertisements

Spartan-II Reed-Solomon Solutions for Under $10 Xilinx at Work in Hot New Technologies February 2000 ®
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
GNU Radio A Free Software Defined Radio Eric Blossom Blossom Research Lighthouse Ave., Suite 109 Monterey, CA USA.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
Digital Signal Processing and Field Programmable Gate Arrays By: Peter Holko.
Performed by : Rivka Cohen and Sharon Solomon Instructor : Walter Isaschar המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory הטכניון.
Configurable System-on-Chip: Xilinx EDK
Reliable Data Storage using Reed Solomon Code Supervised by: Isaschar (Zigi) Walter Performed by: Ilan Rosenfeld, Moshe Karl Spring 2004 Midterm Presentation.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Xilinx at Work in Printers
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
Highest Performance Programmable DSP Solution September 17, 2015.
© 2004 Xilinx, Inc. All Rights Reserved EDK Overview.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
Introduction 1 Introduction. 2 Why Programmable Logic ?  Custom logic without NRE —needed for product differentiation  Fast time to market —shorter.
Spartan Series FPGAs. Introducing the Xilinx Spartan Series  New Xilinx solution for high-volume applications  No compromises Performance, RAM, Cores,
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
Xilinx Programmable Logic Development Systems Alliance Series version 3.
Xilinx Academy 1 IP for Xilinx Academy Training Core Solutions: Products:
HardWireTM FpgASIC The Superior ASIC Solution
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
HDLC Controller Solutions with Spartan-II FPGAs for $4 February 2000 File Number Here ®
This material exempt per Department of Commerce license exception TSU Xilinx On-Chip Debug.
Designing Applications Using DSP Modules
1 Level 1 Pre Processor and Interface L1PPI Guido Haefeli L1 Review 14. June 2002.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
Summary Remaining Challenges The Future Messages to Take Home.
Lab 1: Using NIOS II processor for code execution on FPGA
Hands On SoC FPGA Design
Difference Between SOC (System on Chip) and Single Board Computer
GNU Radio A Free Software Defined Radio
XC Developed for a Better ISP Solution
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Chapter III Desktop Imaging Systems & Issues
GPM Spacecraft Ethernet Study
Solving the SoC Design Dilemma for IoT Applications with Embedded FPGA
Informational Tutorial
Figure 1 PC Emulation System Display Memory [Embedded SOC Software]
ریز پردازنده. ریز پردازنده مراجع درس میکروکنترلرهای AVR برنامه نویسی اسمبلی و C محمدعلی مزیدی، سپهر نعیمی و سرمد نعیمی مرجع کامل میکروکنترلرهای AVR.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
XC9500XL New 3.3v ISP CPLDs.
XILINX CPLDs The Total ISP Solution
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Partnerships for Complete Programmable Logic Solutions
Win with HDL Slide 4 System Level Design
® IRL Solutions File Number Here.
NetFPGA - an open network development platform
HardWireTM FpgASIC The Superior ASIC Solution
Presentation transcript:

Spartan-II + Soft IP = Programmable ASSP High Volume Business Unit Xilinx Corporation

Programmable ASSP - Value Benefits Time to Market Flexibility Product customization to meet customer needs Adapt to specification updates Feature upgrades Low risk evaluation of new markets Field upgradability H/W and S/W upgradability opens new applications Efficiently address lower volume strategic applications Distribution and inventory management

ASSP Replacement Dynamics Flexibility System Features ASSP Spartan FPGAs migrate to higher densities to handle system features Maintaining low cost ASSP’s attempting to offer flexibility Differentiation need due to market pressures Available ASSP’s require programmable logic Changing system standards ASSP’s have large role in consumer, networking & data-processing Where Spartan FPGAs are successful PCI is the first successful ASSP competition

Higher Density Enables New Applications Spartan-III 250K $10 Spartan-II 100K Spartan-XL 40K System Gates Ethernet MAC Cable Modem Video Line Buffer 30K Graphics Card The major point of this slide is that for any given price level, Xilinx will be offering more density over time. For example, while $10 can buy 100K gates in 1999. In the year 2003, $10 is projected to buy 500K gates. PCI-MIPS Bridge ATM IMA Office Networking 32-bit, 33-MHz PCI Reed Solomon Encoder HDLC UARTs Set-Top Box FIFOs PALs 64 Bit PCI Embedded μP Apps 1998 1999 2000 2001

A Successful Programmable ASSP $20 External PLD 64K Gates $15 36% of XC2S100-4 Standard Chip PCI Master I/F Component cost 100K units $10 64K Gates Logic XC2S30XL Percentage of Effective Core Function Price Device Used Function Cost UART $6.00 17% $1.00 16-bit RISC Processor $6.00 36% $2.20 16-bit, 16-tap $6.00 27% $1.60 Symmetrical FIR Filter Reed-Solomon Encoder $6.00 6% $0.36 LogiCORE PCI64 $7.00 45% $3.15 (in PQ208) $5 PCI Master I/F Standard Chip Solution <$10

Programmable ASSP Advantages Accommodate Specification Changes Testing and Verification Xilinx On-line - Field Upgradability Issues in creating a stand-alone ASSP

Accommodate Specification Changes Emerging Markets are exposed to multiple standards and specification changes DSL Modem market 6 different variations DTV market 18 different formats Stand-alone ASSP Vendor Market A Programmable ASSP Future Proof’s Success

Testing and Verification What do I do if my stand-alone ASSP does not perform as expected? Silicon Bug? Software driver? System Integration Issue? User Error? Programmable ASSPs are built on a proven FPGA technology Pre-verified silicon and guaranteed performance HDL simulators & test benches Chip-Scope - Run-time debug tools Probe any internal signal A Programmable ASSP is “Re-programmable”! Risk aversion is a tremendous value-add

Xilinx On-line Field Upgradability A paradigm shift is being innovated by Xilinx Remote update of Software and Hardware Results in increased lifetime for a product Considerable maintenance and support savings Enable product features per end-user needs Opening up new opportunities in the ASSP area

Issues in creating a stand-alone ASSP Choosing the right ASSP It is difficult identifying the right market and creating the right product for it Cost of creating a solution for the wrong market, or for a market that has moved is expensive Product Customization ASSPs traditionally fall into two camps Overdesigned - results in increased cost Underdesigned - requiring a PLD for product customization

Issues in creating a stand-alone ASSP Development cost and amortization Stand-alone ASSPs have high NRE and engineering costs Mask charges for a 0.18-mm process can vary anywhere from $125K to $300K Spartan-II family has amortized cost by selling to the traditional PLD marketplace Their capability to act as a programmable ASSP does not increase product cost This allows programmable ASSPs to cost-effectively compete against stand-alone ASSPs A programmable ASSP is unaffected by hurdles stand-alone ASSPs face, resulting in cost-effective solutions

Spartan-II FPGAs Displace ASSPs Three Camps… Feature-Replacement ASSPs ASSPs that Spartan-II FPGAs replace by virtue of its features Logic-Replacement ASSPs Generic ASSPs like HDLC, UARTs, PCI Bridges solutions Market Targeted ASSPs like Reed-Solomon, Viterbi, solutions Value-Added ASSPs Xilinx solutions that open up new market opportunities Synthesizable processors, PCI-X Controllers Solutions that specifically take advantage of specific features In all instances a Spartan-II solution is cost-effective and competes successfully against stand-alone ASSPs

Feature-Replacement ASSPs

Logic-Replacement ASSPs

Value-Added ASSPs

High Volume System Integration SSTL3 GTL+ 5-volt tolerant I/O SDRAM QDR SRAMs MIPS mP 2x CLK PCI Clock Mgmt - Board deskew PLL $7.50 PCI Master/ Target Controller $15 SSTL-3 Translators $4 FIFOs Memory Dual Ports $7 $2 PCI-MIPS System Controller $40 $6 Backplane Drivers HSTL Translators Key Points: Virtex moves the FPGA from glue to system level component by addressing more than the logic needs of the designer. It helps the designer with a solution for board level challenges previously left to the designer solve with external components. Virtex FPGA is the perfect programmable system integration vehicle, providing high bandwidth communication interface to external devices such as CPUs, memory, and backplane and eliminates the need for custom logic, expensive clock management schemes, and various translator components including direct interface to backplanes with its GTL I/O capability.

Additional Information Xilinx At Work website Application Notes White Papers Reference Designs Market Overviews Glossary IP Center IP cores and services FPGA Strategic Applications Group Applications group dedicated to providing system level expertise There is a considerable amount of support and documentation available from Xilinx including Applications Notes and White Papers. The Xilinx at Work web site also contains a wealth of information for creating programmable ASSPs. The FPGA Strategic Applications group can also be used to provide vertical market system solutions. This group is dedicated to providingsystem level expertise for various target vertical markets.