The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.

Slides:



Advertisements
Similar presentations
Interfacing mixed signal peripherals by protocols of packet type Emil Gueorguiev Saramov Angel Nikolaev Popov Computer Systems Department, Technical University.
Advertisements

NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.
Foundation and XACTstepTM Software
Label Gallery Developer Series Overview. Label Gallery Developer Series Label Gallery Developer Series is a line of Label Gallery products designed for.
FPGA-Based Systems Design Flow in Action By: Ramtin Raji Kermani.
© 2011 Xilinx, Inc. All Rights Reserved Intro to System Generator This material exempt per Department of Commerce license exception TSU.
© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.
Delevopment Tools Beyond HDL
® ChipScope ILA TM Xilinx and Agilent Technologies.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.
SLAAC Hardware Status Brian Schott Provo, UT September 1999.
© 2003 Xilinx, Inc. All Rights Reserved CORE Generator System.
SLAAC SV2 Briefing SLAAC Retreat, May 2001 Heber, UT Brian Schott USC Information Sciences Institute.
AT94 Training 2001Slide 1 AT94K Configuration Modes Atmel Corporation 2325 Orchard Parkway San Jose, CA Hotline (408) OR.
Xilinx Development Software Design Flow on Foundation M1.5
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.
Design Verification An Overview. Powerful HDL Verification Solutions for the Industry’s Highest Density Devices  What is driving the FPGA Verification.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.
HardWireTM FpgASIC The Superior ASIC Solution
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6.
Single and 32 Channel HDLC Controllers File Number Here ® LogiCORE Products.
Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.
Computer Engineering 1502 Advanced Digital Design Professor Donald Chiarulli Computer Science Dept Sennott Square
Tools - Design Manager - Chapter 6 slide 1 Version 1.5 FPGA Tools Training Class Design Manager.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
CORE Generator System V3.1i
Survey of Reconfigurable Logic Technologies
What’s New in Xilinx Ready-to-use solutions. Key New Features of the Foundation Series 1.5/1.5i Release  New device support  Integrated design environment.
Ready to Use Programmable Logic Design Solutions.
© 2005 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU CORE Generator System.
1 2/1/99 Confidential Selling Xilinx Software vs. Altera Xilinx Academy February 24th, 1999.
Altera Technical Solutions Seminar Schedule OpeningIntroduction FLEX ® 10KE Devices APEX ™ 20K & Quartus ™ Overview Design Integration EDA Integration.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Programmable Logic Devices
Programmable Hardware: Hardware or Software?
Hands On SoC FPGA Design
Hands On SoC FPGA Design
Dept. of Electrical and Computer Engineering
M1.5 Foundation Tools Xilinx XC9500/XL CPLD
A tutorial guide to start with ISE
Xilinx Ready to Use Design Solutions
Chapter 1: Introduction
Spartan-II + Soft IP = Programmable ASSP
Using FPGAs with Processors in YOUR Designs
Programmable Logic Design Solutions
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
Embedded systems, Lab 1: notes
Reference Slides 17.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
ECE 699: Lecture 3 ZYNQ Design Flow.
Xilinx/Model Technology Powerful FPGA Verification Solution
Partnerships for Complete Programmable Logic Solutions
Programmable Logic- How do they do that?
Win with HDL Slide 4 System Level Design
ChipScope Pro Software
"Computer Design" by Sunggu Lee
Objective Understand the concepts of modern operating systems by investigating the most popular operating system in the current and future market Provide.
NetFPGA - an open network development platform
Xilinx CPLD Software Solutions
HardWireTM FpgASIC The Superior ASIC Solution
Xilinx Alliance Series
Presentation transcript:

The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1

Agenda Technology Methodology Roadmap FPGAs Cores Xilinx PCI32 Design Kit Web-based configuration Roadmap 2

Industries Fastest FPGAs  LogiCORE PCI32 Support System gates available for user designs Device PQ208 HQ208 PQ240 HQ240 BG432 XCS40 XCS30 XC4013XL XC4028XL XC4062XL  15,000 25,000 44,000 124,000 PCI Interface, FIFOs & User-Design in a Single FPGA 3

PCI32 Interfaces Fully V2.1 compliant Using Smart-IP 32-bit, 33 MHz Master and Slave Zero wait-state 132 MB/s sustained bandwidth Using Smart-IP Predictable Pre-verified 4

Smart-IP Technology and Modular Core Architecture Proven core with predictable timing De-coupled FIFO and DMA for easy customization PCI FIFO(s) User Design Up to 124,000 System Gates PCI32 M/S Interface Backend Interface DMA(s) Xilinx FPGA Full 132 Mbyte/s Sustained Burst Best Flexibility - Best Performance 5

The Result - Lowest Cost PCI Standard Chip $10 $20 $30 $40 External FPGA 15K Gates PCI Master I/F User Design 15K Gates Component cost 20K units XCS30-4 PQ208 Standard Chip PCI Master I/F Single-chip Flexible <$20 Multi-chip Inflexible >$35 6

When Management Graphics needed PCI performance, they chose Xilinx Proof! When Management Graphics needed PCI performance, they chose Xilinx “With Xilinx PCI LogiCORE product, we were able to achieve a sustained bandwidth of 124 Mbyte per second in our EDOX Document Server. The high performance of the LogiCORE solution combined with the short time to market and flexibility of a programmable FPGA solution, made Xilinx the obvious choice.”Tony Clark, Principal Design Engineer, Management Graphics, Inc. 7

Xilinx PCI32 Design Kit The Complete PCI Solution LogiCORE PCI32 interfaces cores Synthesizable Bridge Design Examples PCI System Architectures Book Reference drivers (Win95/98/NT) Full featured driver development tool $200 Voucher for unrestricted license Hot PCI, Rapid Prototyping Board Demo SW The Complete PCI Solution 8

PCI Prototyping Board Mezzanine connectors for expansion boards Configuration Cash Manager (CCM) enables reconfiguration via PCI bus Developed by: XCS40-4 PQ240 LogiCORE PCI32 1 MB SRAM Mezzanine connectors for expansion boards Configuration Flash for default configurations RAM Configuration Cache 9

Driver Development Tools Driver::Works and VtoolsD Full-featured tools for development of Win 95/98/NT drivers Runs with Microsoft Visual C++ version 4.2+ Microsoft NT DDK Windows 98 DDK Development license Unrestricted license for production can be purchased from Vireo Developed and supported by: 10

Reusable Bridge Designs Bridges to a generic local bus Exemplifies interface to static RAM or FIFOs Include several reusable components Doorbells Mailboxes General purpose registers FIFO buffers 11

Downloadable from Internet Three simple steps 1. Configure core on the web 2. Generate pre-verified design files 3. Download 12

VHDL/Verilog Design Flow CORE Configuration Design Entry Design Verification Symbol User Design HDL or Schematic Functional Simulation Sim.Model Synthesis User design only CORE Design zip or tar Timing Simulation Netlist Netlist Place & Route Netlist Constraints Design Implementation 13

Roadmap 594 528 462 Sustained Bandwidth [Mbyte/s] 396 330 264 198 132 First Generation Second Generation Third Generation 66 132 198 264 330 396 462 528 Sustained Bandwidth [Mbyte/s] 32-bit, 33MHz 64-bit, 33-66MHz 594 PCI32 V1.2 PCI32 4K/Spartan PCI64 14

Xilinx PCI - Mainstream Solution Superior FPGA technology best flexibility & integration lowest cost Most complete PCI solution cuts design time Internal PCI development Xilinx knows PCI! PCI interface, FIFOs and user-logic on a single FPGA LogiCORE PCI - only flexible core with guaranteed timing Spartan - only low-cost FPGA with dual-port FIFOs Xilinx PCI Design Kit - only solution including prortyping board and driver development tools Only core solution that is configurable and downloadable from the web More than 350 LogiCORE licensed to date 15

Intel, the Driver of PCI, chose Xilinx Validation! Intel, the Driver of PCI, chose Xilinx “Fast development time and compliance to the 2.1 PCI specification are important”. An Intel proof-of-concept design incorporating the Xilinx LogiCORE PCI interface development kit is available as an application note at www.intel.com/design/intarch. - Mike Carboni, Technical Marketing Manager Embedded Microcomputer Division, Intel Corp. 16