Computer Organization Computer Organization Review: Combinational circuits Week 1 Lecture Notes Adapted by Dr. Adel Ammar.

Slides:



Advertisements
Similar presentations
Abdullah Said Alkalbani University of Buraimi
Advertisements

Cs 1110 Ch 4-1 Combinational Logic. ° Introduction Logic circuits for digital systems may be: °2°2 combinational sequential OR A combinational circuit.
Combinational Circuits
Combinational Circuits. Analysis Diagram Designing Combinational Circuits In general we have to do following steps: 1. Problem description 2. Input/output.
ENGIN112 L13: Combinational Design Procedure October 1, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 13 Combinational Design Procedure.
CS 151 Digital Systems Design Lecture 13 Combinational Design Procedure.
Chapter 3 Combinational Logic Design
ENGIN112 L14: Binary Adder Subtractor October 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 14 Binary Adders and Subtractors.
Computer Programming Skills Revision Prepared by: Ghader Kurdi.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
CS 105 Digital Logic Design
Boolean Algebra and Logic Simplification
Morgan Kaufmann Publishers
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
Overview of Chapter 4 °Design digital circuit from specification °Digital inputs and outputs known Need to determine logic that can transform data °Start.
Combinational and Sequential Logic Circuits.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
+ CS 325: CS Hardware and Software Organization and Architecture Combinational Circuits 1.
Department of Computer Engineering
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
1 Adders & Subtractors Adders –An adder is a combinational logic circuit that performs the addition of 2 binary numbers (A & B) to generate the sum (S)
1 © 2015 B. Wilkinson Modification date: January 1, 2015 Designing combinational circuits Logic circuits whose outputs are dependent upon the values placed.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Lecture 9 Topics: –Combinational circuits Basic concepts Examples of typical combinational circuits –Half-adder –Full-adder –Ripple-Carry adder –Decoder.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Lecture 11 Combinational Design Procedure
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 7 Dr. Shi Dept. of Electrical and Computer Engineering.
1 Lecture 12 More about Combinational Analysis and Design Procedures.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Logic Design CS221 1 st Term combinational circuits Cairo University Faculty of Computers and Information.
CEC 220 Digital Circuit Design
ECE 320 Homework #4 1. Using 8 data input selector logic (MUX), implement the following two functions: a) F(A,B,C)=S 0 S 2 S 3 S 5 b) F(A,B,C,D)=P 0 +P.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 4 Dr. Shi Dept. of Electrical and Computer Engineering.
1 Lecture 14 Binary Adders and Subtractors. 2 Overview °Addition and subtraction of binary data is fundamental Need to determine hardware implementation.
ECE DIGITAL LOGIC LECTURE 15: COMBINATIONAL CIRCUITS Assistant Prof. Fareena Saqib Florida Institute of Technology Fall 2015, 10/20/2015.
Simple ALU  Half adder  Full adder  Constructing 4 bits adder  ALU does several operations  General ALU structure  Timing diagram of adder  Overflow.
President UniversityErwin SitompulDigital Systems 7/1 Lecture 7 Digital Systems Dr.-Ing. Erwin Sitompul President University
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
ETE 204 – Digital Electronics Combinational Logic Design Single-bit and Multiple-bit Adder Circuits [Lecture: 9] Instructor: Sajib Roy Lecturer, ETE,ULAB.
Lecture No. 14 Combinational Functional Devices. Digital Logic &Design Dr. Waseem Ikram Lecture 14.
Gunjeet Kaur Dronacharya Group of Institutions. Binary Adder-Subtractor A combinational circuit that performs the addition of two bits is called a half.
Combinational Logic Design&Analysis.
Computer Organisation
Part 4 Combinational Logic.
Dr. Clincy Professor of CS
Digital Systems Section 8 Multiplexers. Digital Systems Section 8 Multiplexers.
Computer Architecture CST 250
Reference: Moris Mano 4th Edition Chapter 4
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
Basics Combinational Circuits Sequential Circuits
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
Dr. Clincy Professor of CS
ECE 331 – Digital System Design
Lecture 4 Sums of Product Circuits Simplification
BASIC & COMBINATIONAL LOGIC CIRCUIT
Homework Reading Tokheim, Section 5-10, 7-4.
Digital Systems Section 12 Binary Adders. Digital Systems Section 12 Binary Adders.
Dr. Clincy Professor of CS
Adders and Subtractors
COMS 361 Computer Organization
CS Chapter 3 (3A and ) – Part 3 of 5
Dr. Clincy Professor of CS
Overview Part 2 – Circuit Optimization
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
ECE 352 Digital System Fundamentals
XOR Function Logic Symbol  Description  Truth Table 
Digital System Design Combinational Logic
Presentation transcript:

Computer Organization Computer Organization Review: Combinational circuits Week 1 Lecture Notes Adapted by Dr. Adel Ammar

Computer Organization Combinational vs. sequential digital circuits v

Computer Organization Part 1: Design

Computer Organization 4 Overview vDesign digital circuit from specification vDigital inputs and outputs known ðNeed to determine logic that can transform data vStart in truth table form vCreate K-map for each output based on function of inputs vDetermine minimized sum-of-product representation vDraw circuit diagram

Computer Organization 5 Design Procedure vBoolean algebra can be used to simplify expressions, but not obvious: ðhow to proceed at each step, or ðif solution reached is minimal. vThere are five ways to represent a function: ðBoolean expression ðtruth table ðlogic circuit ðminterms/maxterms ðKarnaugh map

Computer Organization 6 Combinational logic design vUse multiple representations of logic functions vUse graphical representation to assist in simplification of function. vUse concept of “don’t care” conditions. vExample ðencoding BCD to seven segment display.

Computer Organization 7 BCD to Seven Segment Display vUsed to display binary coded decimal (BCD) numbers using seven illuminated segments. vBCD uses 0’s and 1’s to represent decimal digits Need four bits to represent required 10 digits. vBinary coded decimal (BCD) represents each decimal digit with four bits a b c g e d f

Computer Organization 8 BCD to seven segment display vList the segments that should be illuminated for each digit. 0a,b,c,d,e,f 1b,c 2a,b,d,e,g 3a,b,c,d,g 4b,c,f,g 5a,c,d,f,g 6a,c,d,e,f,g 7a,b,c 8a,b,c,d,e,f,g 9a,b,c,d,f,g a b c g e d f

Computer Organization 9 BCD to seven segment display vDerive the truth table for the circuit. vEach output column in one circuit edcbazyxwDec  InputsOutputs

Computer Organization 10 BCD to seven segment display vFind minimal sum-of-products representation for each output yz wx For segment “a” : Note: Have only filled in ten squares, corresponding to the ten numerical digits we wish to represent.

Computer Organization 11 Don’t care conditions (BCD display)... vFill in don’t cares for undefined outputs. ðNote that these combinations of inputs should never happen. vLeads to a reduced implementation XX XXXX yz wx For segment “a” : Put in “X” (don’t care), and interpret as either 1 or 0 as desired ….

Computer Organization 12 Don’t care conditions (BCD display)... vCircle biggest group of 1’s and Don’t Cares. vLeads to a reduced implementation For segment “a” : XX XXXX yz wx

Computer Organization 13 Don’t care conditions (BCD display) vCircle biggest group of 1’s and Don’t Cares. vLeads to a reduced implementation For segment “a” : XX XXXX yz wx

Computer Organization 14 Don’t care conditions (BCD display)... vCircle biggest group of 1’s and Don’t Cares. vAll 1’s should be covered by at least one implicant For segment “a” : XX XXXX yz wx XX XXXX yz wx

Computer Organization 15 Don’t care conditions (BCD display)... v Put all the terms together vGenerate the circuit For segment “a” : XX XXXX yz wx

Computer Organization 16 BCD to seven segment display vDerive the truth table for the circuit. vEach output column in one circuit edcbazyxwDec  InputsOutputs

Computer Organization 17 BCD to seven segment display vFind minimal sum-of-products representation for each output yz wx For segment “b” : See if you complete this example.

Computer Organization 18 Summary vNeed to formulate circuits from problem description ðDetermine number of inputs and outputs ðDetermine truth table format ðDetermine K-map ðDetermine minimal SOP vThere may be multiple outputs per design ðSolve each output separately vCurrent approach doesn’t have memory.

Computer Organization Part 2: Adder and substractor

Computer Organization 20 vAddition and subtraction of binary data is fundamental ðNeed to determine hardware implementation vRepresent inputs and outputs ðInputs: single bit values, carry in ðOutputs: Sum, Carry vHardware features ðCreate a single-bit adder and chain together vSame hardware can be used for addition and subtraction with minor changes vDealing with overflow ðWhat happens if numbers are too big? Overview

Computer Organization 3.5 Half Adder 21 vCombinational logic circuits give us many useful devices. vOne of the simplest is the half adder, which finds the sum of two bits.

Computer Organization Half Adder 22 vAs we see, the sum can be found using the XOR operation and the carry using the AND operation.

Computer Organization Full adder 23 vWe can change our half adder into to a full adder by including gates for processing the carry bit.

Computer Organization 3.5 Full adder 24 vHow can we change the half adder shown below to make it a full adder?

Computer Organization Full adder 25 vHere’s our completed full adder.

Computer Organization 26 Full Adder vFull adder made of several half adders Half-adder

Computer Organization 27 Full Adder vHardware repetition simplifies hardware design ðA full adder can be made from two half adders (plus an OR gate).

Computer Organization 28 Full Adder vPutting it all together ðSingle-bit full adder ðCommon piece of computer hardware Block Diagram

Computer Organization 29 4-Bit Adder vChain single-bit adders together. C A B S

Computer Organization 30 Negative Numbers – 2’s Complement. vSubtracting a number is the same as: 1.Perform 2’s complement 2.Perform addition vIf we can augment adder with 2’s complement hardware? 1 10 = = = FF 16 = = = = =

Computer Organization 31 4-bit Subtractor: E = 1 +1 Add A to B’ (one’s complement) plus 1 That is, add A to two’s complement of B D = A - B

Computer Organization 32 Adder- Subtractor Circuit

Computer Organization 33 Overflow in two’s complement addition vDefinition: When two values of the same signs are added: ðResult won’t fit in the number of bits provided ðResult has the opposite sign.

Computer Organization OFL Addition cases and overflow

Computer Organization 35 Summary: Adder-Substractor vAddition and subtraction are fundamental to computer systems vKey – create a single bit adder/subtractor ðChain the single-bit hardware together to create bigger designs vThe approach is called ripple-carry addition ðCan be slow for large designs vOverflow is an important issue for computers ðProcessors often have hardware to detect overflow