Overvoltage Protection Module 12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta1 - Overview - Functionality - LT4356-2 Surge Stopper.

Slides:



Advertisements
Similar presentations
EE 296 Sophomore Project Group Members: JimyLeah Castro Jeremy Chan Eric Lee Sae Yoon.
Advertisements

Mark Neil - Microprocessor Course 1 Digital to Analog Converters.
Op-Amps (2). Non-Inverting Amplifier Design Problem Design a non-inverting op-amp with a gain of 6. What is the approximate power supply if Vin must.
Design Review Team Digital Burnout Senior Design Fall 2011 Analog Gauge w/ Digital Display.
A Solder Reflow Oven Dylan Gifford David Cobler. A typical $30,000 Reflow Oven Solder Paste Surface Mount Technology.
Jan. 15, Safety Board Review (Rev D) Safety Board PCB Review (Rev D) Eric Warmbier.
Aztec PC Oscilloscope Michael Mason Jed Brown Josh Price Andrew Youngs.
Michael Davies Andrew Mountain Dan Hoang Daniel Brink Michael Davies Andrew Mountain Dan Hoang Daniel Brink Power Distribution Control Unit.
Tracking Rover Team Rubber Ducky Alex Chi Joshua Rubin Alexander Starick Ryan Ramos.
P07301 Summary Data Acquisition Module. Team Members.
Deon Blaauw Modular Robot Design University of Stellenbosch Department of Electric and Electronic Engineering.
Tullio Grassi ATLAS–CMS Power Working Group 31 March 2010 DC-DC converters and Power Supplies requirements for CMS HCAL Phase 1 Upgrade.
SUPER TOASTER: The Brown Toast Experience Wes Brown Computer Electronic Networking Dept. of Technology College of Business & Technology.
Baseboard Aavikkomursu 7.2. Aavikkomursu Micro- controller Extension port for programming microcontroller and sensor input Resistor RS485 interface chip.
TE/MPE/EE J. Mourao T/MPE/EE 1 November 2012 LHC Machine Local protection Redundant Power supply (DQLPUR) - Review.
Critical Design Review 27 February 2007 Black Box Car System (BBCS) ctrl + z: Benjamin Baker, Lisa Furnish, Chris Klepac, Benjamin Mauser, Zachary Miers.
P-REV Initial PCB Michael Connaboy Stephen Schiffli Ram Hudiara Win Than Aung.
MARS MV converter input plane design and implementation Shuai Lu, Prof El-Sharkawi EE, University of Washington March 29, 2005.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
Segway Controller Notes. = connection on top layer of circuit board = connection on bottom layer of circuit board Ground Plane: Areas enclosed by the.
Xin Jin Zelun Tie Ranmin Chen Hang Xie. Outline  Project overview  Project-specific success criteria  Block diagram  Component selection rationale.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
LSST Electronics Review – BNL, January LSST Electronics Review BNL January Power & Voltage Plan R. Van Berg Electronics Mini-Review.
U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.
Justin Kenny – IME  Project Description + Goals  Block Diagram + Descriptions  Schematic + Layout  Construction, Testing + Problems.
Zach Molden Shamlan Al-Roomi NJ Purevsuren Raied Farash Aadiel Rizvi C ritical D esign R eview.
Group 8: Video Game Console Team Members: Rich Capone Hong Jin Cho Dave Elliott Ryan Gates.
Front End Circuit.. CZT FRONT END ELECTRONICS INTERFACE CZTASIC FRONT END ELECTRONICS TO PROCESSING ELECTRONICS -500 V BIAS+/-2V +/-15V I/O signal.
SUPER TOASTER Wes Brown Eastern Kentucky University Computer Electronic Networking.
CLIC and ILC Power Distribution and Power Pulsing Workshop Summary Document 10/5/2011G. Blanchot1.
Two-stage amplifier status test buffer – to be replaced with IRSX i signal recent / final (hopefully) design uses load resistor and voltage gain stage.
ATLAS ATLAS DCS B.Hallgren, CERN EP/ ATI PRR CERN 4 March the Embedded Local Monitor Board ELMB Design description of the Embedded Local Monitor.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
The HULK Luke Johnston Ethan Byler Dhruv Lamba Andy Robison.
Barcelona 1 Development of new technologies for accelerators and detectors for the Future Colliders in Particle Physics URL.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Rev Server blade enclosure overview Power backplane Signal backplane Management module Reset Bottom.
An Architecture for Multi-Sensor Fusion in Mobile Environments Presented by شمسان محمد علي قعشه.
NameFIELDS iPDR – Subject Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Box Selda S. Heavner U.C. Berkeley 1.
LU and SEU testing at STAR and LBNL 88” cyclotron LU tests at STAR LU and SEU tests at the 88” cyclotron Test integration with IPHC Test plans IPHC – LBL.
Team 5 Reliability & Safety TCSP. High Criticality = λ < Low Criticality = λ < High Criticality determined by constant vehicular movement.
Seraj Dosenbach Greg Lammers Beau Morrison Ananya Panja Printed Circuit Board Layout Narrative plus Preliminary PCB Layout.
Connector pinouts SiPM4 SiPM3 Power DGND DVDD AGND BiasGND AV- AV+ Bias AGND Digital I/O Enable AGND TRGOUT EXTTRG AGND DOUT1 DOUT2.
OV Copyright © 2011 Element K Content LLC. All rights reserved. Network Communications Methods  Data Transmission Methods  Media Access Methods.
DCS meeting - CERN June 17, 2002V.Kouchpil SDD DCS status Low Voltage system End-ladder ASIC High Voltage system Cooling system Schedule.
ATLAS DCS Workshop on PLCs and Fieldbusses, November 26th 1999, H.J.Burckhart1 CAN and LMB in ATLAS u Controls in ATLAS u CAN u Local Monitor Box u Concept.
GSM Based Prepaid Remote Energy Meter & OverVoltage Protection
PXD – DEPFET PS noise emission tests Mateo Iglesias Fernando Arteche.
Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.
Point of Load (PoL) GaN: criteri di progetto e test in laboratorio Giorgio Spiazzi University of Padova Dept. of Information Engineering – DEI.
Over voltage protection of the Power Supply System for the PXD detector. 4-6 February 2013 Wetzlar1 Bartlomiej Kisielewski, Piotr Kapusta INP PAN Krakow.
速食業對台灣飲食文化的影響 第四組 報告順序：九.
25-28 May 2014 Seeon Piotr Kapusta, Bartlomiej Kisielewski 1 OverVoltage Protection Module for Power Supply System -overview – functionality -main components.
Martin van Beuzekom, Jan Buytaert, Lars Eklund Opto & Power Board (OPB) Summary of the functionality of the opto & power board.
Sponsor: Beam Technologies Team Members: Andrew McGinnis - ECE Chad Carius - ECE Madison McClellan - ECE Behavior Monitoring Toothbrush.
PADME Front-End Electronics
Testsystems PXD6 - testing plans overview - by Jelena NINKOVIC Hybrid Boards for PXD6 - by Christian KOFFMANE Source measurements on DEPFET matrices using.
Calorimeter Mu2e Development electronics Front-end Review
Preliminary PCB Design
POWER SUPPLY FOR BELLE II PIXEL DETECTOR
Textbook Detection System With Radio-Frequency Identification
Gated Mode - System Aspects
Gated Mode - System Aspects
Iwaki System Readout Board User’s Guide
Sheng-Li Liu, James Pinfold. University of Alberta
Low Voltage Supply and Regulation
Team 14 PCB Layout Design Narrative
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
Interfacing keyboard with FPGA
Buttons.
Presentation transcript:

Overvoltage Protection Module June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta1 - Overview - Functionality - LT Surge Stopper for ASIC voltages - LT2912 Voltage Monitor for Gate and Steering voltages - communication with MCU (microcontroller) - time schedule

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta2

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta3 Surge Stopper DHP_IO, DCD_DVDD DHP_CORE, DCD_AVDD ALL DOMAIN e.g. Digital, Analog, Gate, Steering Functionality (from Stefan paper) To Be Defined ? Serial readout by MCU Voltage Monitor

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta 4 Digital Domain Gate Domain Steering Domain All voltages will be fixed by resistor networks !!!

12-15 June 2013 Ringberg Castle 5 Piotr Kapusta, Bartlomiej Kisielewski Analog Domain Gate Domain Steering Domain All voltages will be fixed by resistor networks !!!

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta6 AV2 VSOURCE ST8 GATE_OFF ST5,6,7 GATE_ON x 3 ST2 CLEAR_OFF ST1 CLEAR_ON ST ? VDRIFT ST9,10,11 VCCG x 3 ST13 VBP (-3V,+5V) (-3V,-13V) (7V,25V) (0V,5V) ST3 VBULK (-12V,-5V) (-80V) (-10V,+1V) (0V,7V) (5V,15V) (1.8V/3.3V)(1.8V) (1.1V) (1.8V) (0.35V) AV1 AVDD_DCD DV1 DVDD_DCD DV3 DHPCORE AGND (Analog Ground) AV3 DCD_AMPLOW DV4 DVDD_SW AV4 REFIN_DCD DV2 DHPIO (1.2V) DGND (Digital Ground) SGND (Steering Ground) ST4 VGUARD (-7V,0V) DEPFET SUBSTRATE – must be connected to the lowest of all supply voltages SWB: 3.3V, SWB18:1.8V GGND (Gate Ground) GATE DIGITALANALOG ?

Digital Domain Analog Domain Gate Domain Steering Domain Xilinx CPLD uC signals Digital optocouplers Status bits are sent to the uC, reset (re-enable) bits are sent to the domains. Digital control of the Over Voltage Protection board June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta7

DVDD DCD 1.8V/1A DHPCORE 1.2V/580mA DHPIO 1.2V DVDD SW 3.3V/24mA from Voltage Regulator to Front End Electronics FAULT(3.5V) FAULT (1.6V) FAULT(3.5V) FAULT Digital Domain Piotr Kapusta, Bartlomiej Kisielewski 8 OPTOS OR AND DFLOP OPTOS June 2013 Ringberg Castle 8 Disable if OVEnable OV OPTOS DGND OPTOS Reset OV

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta9 Over Voltage Protection for critical ASIC supplies Transistor-switch

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta10 Over Voltage Protection

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta11 Vin Vout Regulator enable Domain enable Overvoltage Fault

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta12 Over Voltage Protection for Gate and Steering supplies SSR-Solid State Relay SSR

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta13

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta14

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta15 -3V -13V GATE ON DISABLE

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta 16 Glitch Immunity of LTC2912

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta17 Summary 1.the idea of OVP module is almost fixed and schematic is almost ready 2. PCB design just started 3.prototype should be ready 2013 and tested with PS system 4.comments are welcome !

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta18 Thank You !

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta 19 Back up

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta 20 Surge Stopper Over Voltage Protection Surge Stopper

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta 21 Voltage Monitor Latch Fault Solid State RelayVoltage Monitor Over Voltage Protection

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta22 from White Book

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta23

12-15 June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta24 Detection of undervoltage and overvoltage events for GATE ON (-3V, -13V) - -3V -13V

Feedback: Privacy Policy Feedback
Do Not Sell My Personal Information
About project: SlidePlayer Terms of Service

© 2024 SlidePlayer.com Inc. All rights reserved.