DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt.

Slides:



Advertisements
Similar presentations
Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Advertisements

Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
The LAr ROD Project and Online Activities Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Eric, Jean-Pierre,... Journée de réflexion du DPNC Centre.
1 VLPC system and Cosmic Ray test results M. Ellis Daresbury Tracker Meeting 30 th August 2005.
A.R. Hertneky J.W. O’Brien J.T. Shin C.S. Wessels Laser Controller One (LC1)
IO Controller Module Arbitrates IO from the CCP Physically separable from CCP –Can be used as independent data logger or used in future projects. Implemented.
Uli Schäfer 1 Production modules Status Plans JEM: Status and plans.
Aztec PC Scope Preliminary Design Review Fall 2006 Michael MasonJed Brown Andrew YoungsJosh Price.
Jianchun (JC) Wang, 08/21/99 RICH Electronics and DAQ Chip Carrier Short Cable Transition Board Long Cable Data Board Crate J.C.Wang Syracuse University.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
29 January 2004Paul Dauncey - CALICE DAQ1 UK ECAL Hardware Status David Ward (for Paul Dauncey)
PowerBench Programmable Power Supply Dror Lazar Moran Fishman Supervisor: Boaz Mizrahi Winter Semester 2009/10 HS DSL.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
GEM Electronic System Status New releases of electronic boards: ◦ MPD v 4.0 ◦ Backplane 5 slot short (for UVa design) ◦ APV Front-End with Panasonic connector.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 MICE Tracker Update M. Ellis UKNFIC Meeting 25 th August 2005.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
LHC ARC Commissioning report during LS1 Agenda: VRGPE documentation (former VRJGE) Active Penning modification By-Pass Valves modification LHC ARC commissioning.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
CaRIBOu Hardware Design and Status
Horz V1 H1 H2 V2 Pbars in Recycler Ring Stripline Kickers Split Plate Pickups A-B Vertical Digital Damper Vert Recycler Transverse Damper System Similar.
Yuri Velikzhanin NuTel TV meeting, June 13 (Friday), 2003 Status of electronics for NuTel prototype.
David Abbott - JLAB DAQ group Embedded-Linux Readout Controllers (Hardware Evaluation)
Hall D Online Meeting 28 March 2008 Fast Electronics R. Chris Cuevas Group Leader Jefferson Lab Experimental Nuclear Physics Division System Engineering.
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
Status report on the development of a readout system based on the SALTRO-16 chip Leif Jönsson Lund University LCTPC Collaboration Meeting
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixtures FEE64 commissioning A few of the remaining tasks 16th July 2009.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
1 DAQ Update MEG Review Meeting, Feb. 17 th 2010.
DOM Main PCB Testing Gerald Przybylski October 23, 2002 Lawrence Berkeley National Laboratory.
CALO DCS upgrade A. Konoplyannikov, M. Soldatov, A. Ostankov, Yu. Guz (IHEP, Protvino) V. Kudryavtsev (BINP, Novosibirsk)
A Super-TFC for a Super-LHCb (II) 1. S-TFC on xTCA – Mapping TFC on Marseille hardware 2. ECS+TFC relay in FE Interface 3. Protocol and commands for FE/BE.
GAN: remote operation of accelerator diagnosis systems Matthias Werner, DESY MDI.
PSI - 11 Feb Status of the electronic systems of the MEG Experiment.
1 Electronics Status Trigger and DAQ run successfully in RUN2006 for the first time Trigger communication to DRS boards via trigger bus Trigger firmware.
Status of the PSD upgrade - Status of the PSD cooling and temperature stabilization system - MAPD gain monitoring system - PSD readout upgrade F.Guber,
PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
Stefan Ritt Data Acquisition for 22 Oct 2013Fukuoka MEGup MEG2 MEG’ MEGng.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.
Backplanes for Analog Modular Cameras EVO meeting. March 14 th,
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
ECAL electronics schedule JFMAMJJASONDJFMAM Prototype 2 boards Design Layout Fabrication and assembly Testing, including VFE prototype tests Production.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Software for Testing the New Injector BLM Electronics
Status of the ECL DAQ subsystems
Production Firmware - status Components TOTFED - status
Iwaki System Readout Board User’s Guide
Electronics for MEG-II
PSD Front-End-Electronics A.Ivashkin, V.Marin (INR, Moscow)
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The WaveDAQ System for the MEG II Upgrade
Front-end digital Status
EMC Electronics and Trigger Review and Trigger Plan
Front-end electronic system for large area photomultipliers readout
UK ECAL Hardware Status
Combiner functionalities
University of California Los Angeles
JParc-K DAQ System Mircea Bogdan December 9-10, 2006.
FEE Electronics progress
PID meeting Mechanical implementation Electronics architecture
Presentation transcript:

DAQ ELECTRONICS 18 March 2015MEG Collaboration Meeting, Tokyo Stefan Ritt

Activities WD2 ADC Firmware – ADC readout did not work at 80 MHz – ADC readout finally works at 50 MHz – Final ADC LTM9010 runs with 2 50MHz WD2 8 MB flash memory access implemented – Upgrade FPGA firmware – MSCB parameters – DRS4 calibration Work on trigger firmware merging 18 March 2015MEG Collaboration Meeting, Tokyo

Activities 2 WD2 High voltage – Issue with voltage divider fixed – Issue with current measurement fixed – MSCB firmware for WD2 board written – Extension planned with temperature measurement Create Management Board – Firmware completed Over-temperature trip Stuck fan alarm Power cycle fore each individual board Firmware programming of WD2 Production of 4 crates + 4 CMB + 5 WDB 18 March 2015MEG Collaboration Meeting, Tokyo

Old HV schematics 18 March 2015MEG Collaboration Meeting, Tokyo High potential I parasitic

High impedance buffer 18 March 2015MEG Collaboration Meeting, Tokyo

Negative supply needed for opamp 18 March 2015MEG Collaboration Meeting, Tokyo

Current measurement 18 March 2015MEG Collaboration Meeting, Tokyo Current (  A)

Cockroft-Walton Spice Model 18 March 2015MEG Collaboration Meeting, Tokyo 1mA = 16 * 60 uA

CW Startup 18 March 2015MEG Collaboration Meeting, Tokyo

Function of Filter 18 March 2015MEG Collaboration Meeting, Tokyo 1 mV

Hardware modifications 18 March 2015MEG Collaboration Meeting, Tokyo Cockroft-Walton DC-DC converter Buffer

MSCB interface WD2 standalone board looks like a MSCB device (submaster+node) WD2 in crate will get MSCB commands through backplane Normal “msc” tool can be used Base voltage is set to channel with minimum voltage Settings > base + 5V are not accepted 18 March 2015MEG Collaboration Meeting, Tokyo

WD2 High Voltage 18 March 2015MEG Collaboration Meeting, Tokyo

WD2 High Voltage 18 March 2015MEG Collaboration Meeting, Tokyo

WD2 High Voltage 18 March 2015MEG Collaboration Meeting, Tokyo +/- 1mV

0-5 V Accuracy AD March 2015MEG Collaboration Meeting, Tokyo

New DAC 18 March 2015MEG Collaboration Meeting, Tokyo Replace 16 channel AD5590 (ADC+DAC) with DAC 2 x LTC ADC 1 x LTC2494

Noise from 5 V DC-DC converter 18 March 2015MEG Collaboration Meeting, Tokyo 160 mV

Firmware Upgrade 18 March 2015MEG Collaboration Meeting, Tokyo FPGA SPI Flash 8 MB SPI Flash 8 MB Boot logic User logic MSCB Core Ethernet Network JTAG Programmer JTAG Download: 12’ 40” (> 3h/crate) MSCB Download: 1’ 04” (17’ /crate)

Temperature Measurements

Temperature Sensor Extension 18 March 2015MEG Collaboration Meeting, Tokyo accuracy ±0.5 ∘ 3 CHF 1-16 sensors per WD2 board with only one coaxial cable accuracy ±0.5 ∘ 3 CHF 1-16 sensors per WD2 board with only one coaxial cable

Daisy Chaining DS28EA00 18 March 2015MEG Collaboration Meeting, Tokyo Connect PIOA of sensor to PIOB of next sensor (PCB?) Address sensor with PIOB=low Set PIOA of that sensor to high and disable sensor Address next sensor with PIOB=low → all sensors can be addressed sequentially

Temperature Sensor Extension 18 March 2015MEG Collaboration Meeting, Tokyo SiPM Temp. Sensor

Alternative Sensor Extension 18 March 2015MEG Collaboration Meeting, Tokyo SiPM Temp. Sensor Single sensor current loop (analog: 1  A / K) AD592

Schedule Update 18 March 2015MEG Collaboration Meeting, Tokyo Crate ready middle Nov.

Schedule Firmware takes much longer than anticipated – More complex (Processor, Ethernet, ADC interface) – Some things go faster, others slower – Another engineer is involved – Full hardware can only be tested when firmware is ready – Full crate ready for beam time ? 18 March 2015MEG Collaboration Meeting, Tokyo

Schedule options Absolutely important to have a good number of channels ready for beam time How to speed up / fallback plan – Move trigger firmware integration to a later point (have just a “wired or” for the beam time, don’t need TCB) – If DCB won’t fully work, just pass raw packets to Ethernet in DCB (no DCB CPU needed) – If SERDES won’t work until beam time, use Ethernet of individual boards for readout + “Aliko trigger” – only showstopper left: noise on WD boards 18 March 2015MEG Collaboration Meeting, Tokyo

18 March 2015MEG Collaboration Meeting, Tokyo Had a good start with the crate … Let’s cross fingers that we continue like that!