Presentation is loading. Please wait.

Presentation is loading. Please wait.

240-451 VLSI, 2000 1 Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS.

Published byDustin McDaniel Modified over 7 years ago

Similar presentations

Presentation on theme: "240-451 VLSI, 2000 1 Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS."— Presentation transcript:

1 240-451 VLSI, 2000 1 Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS

2 240-451 VLSI, 2000 2 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties

3 240-451 VLSI, 2000 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties Require Large “R” for limitation in current

4 240-451 VLSI, 2000 4 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Basic Properties Vin > Vth transistor ON V out = “0” pull down Vin < Vth transistor OFF V out = “1” pull up

5 240-451 VLSI, 2000 5 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut NMOS Transistor (Depletion & Enhance) NMOS Depletion V = 0 but still has I ds

6 240-451 VLSI, 2000 6 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Inverter transistor V DD = V ds(dep) + V ds(enh) V ds(enh) = V DD - V ds(dep) V out = V ds(enh) I ds(dep) = I ds(enh) V gs(dep) = 0 V gs(enh) = V in

7 240-451 VLSI, 2000 7 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Inverter transistor nMOS (depletion) => pull-up nMOS (enhance) => pull-down

8 240-451 VLSI, 2000 8 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Relation between V out & V in Slope = V out V in

9 240-451 VLSI, 2000 9 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter A V in V out * Steady state I ds =  W (V gs - V th ) 2 2 LD I ds =  W pu (- V thd ) 2 ; V gs = 0 2 DL pu I ds =  W pd (V inv - V the ) 2 ; V gs = V inv 2 DL pd depletion enhance

10 240-451 VLSI, 2000 10 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter I ds (depletion) = I ds (enhance) W pd (V inv - V the ) 2 = W pu (- V thd ) 2 L pd L pu Let Z pd = L pd ; Z pu = L pu W pd W pu 1 (V inv - V the ) 2 = 1 (- V thd ) 2 Z pd Z pu

11 240-451 VLSI, 2000 11 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Z pu / Z pd in nMOS Inverter V inv = V the - V thd (Z pu / Z pd ) 1/2 Vt = 0.2 V DD Vtd = -0.6 V DD V inv = 0.5 V DD Z pu / Z pd = 4 /1

12 240-451 VLSI, 2000 12 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use R to pull-up

13 240-451 VLSI, 2000 13 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use nMOS(depletion) to pull-up Lose power while V in =1

14 240-451 VLSI, 2000 14 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use nMOS to pull-up Lose power when V GG = V DD

15 240-451 VLSI, 2000 15 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut Use pMOS to pull-up I = 0 pmos < nmos

16 240-451 VLSI, 2000 16 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor I ds =  W (V gs - V th ) 2 2 LD K =  2D  =  W L I ds =  (V gs - V th ) 2 2

17 240-451 VLSI, 2000 17 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor  =  W n L n Steady state  =  W p L p I dsp = - I dsn =  p (V in - V DD - V thp ) 2 2 I dsn =  n (V in - V thn ) 2 2

18 240-451 VLSI, 2000 18 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut CMOS Inverter transistor  W p = 2.5 W n L p L n See the example in your book

19 240-451 VLSI, 2000 19 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate delay K = Z pu / Z pd See the example in your book Down delay = f  Up delay = f K 

20 240-451 VLSI, 2000 20 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate R & C VLSI technology defined diffusion and poly layer = 2  (2521 ; = 3  m )

21 240-451 VLSI, 2000 21 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut How to calculate R & C R =  L A A = tw R =  L tw If L=W= 1 then R =  t See the example in your book

Download ppt "240-451 VLSI, 2000 1 Lecture 3 Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut MOS INVERTERS."

Similar presentations

Design and Implementation of VLSI Systems (EN1600)

Design and Implementation of VLSI Systems (EN1600)
240-451 VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.

VLSI lecture, 2000 Lecture 4 MOS Circuits Department of Computer Engineering, Prince of Songkla University by Wannarat Suntiamorntut.
Transistor nMOS Q channel = CV C = C g =  ox WL/t ox = C ox WL V = V gc – V t = (V gs – V ds /2) – V t v =  E  (mobility) E = V ds /L Time for carrier.

Transistor nMOS Q channel = CV C = C g =  ox WL/t ox = C ox WL V = V gc – V t = (V gs – V ds /2) – V t v =  E  (mobility) E = V ds /L Time for carrier.
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter

DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response
Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.

Digital Integrated Circuits© Prentice Hall 1995 Devices The MOS Transistor.
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.

S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.

Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.

VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.

S. RossEECS 40 Spring 2003 Lecture 22 Inside the CMOS inverter, no I D current flows through transistors when input is logic 1 or logic 0, because the.
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –

Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley –
Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.

Design and Implementation of VLSI Systems (EN0160) Prof. Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley.
Lecture 11: MOS Transistor

Lecture 11: MOS Transistor
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R 10 0 1 Vo Inverter : basic requirement for producing a complete range of Logic circuits.

VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.

Copyright 2001, Regents of University of California Lecture 18: 04/0703 A.R. Neureuther Version Date 04/03/03 EECS 42 Intro. electronics for CS Spring.
11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.

11/5/2004EE 42 fall 2004 lecture 281 Lecture #28 PMOS LAST TIME: NMOS Electrical Model – NMOS physical structure: W and L and d ox, TODAY: PMOS –Physical.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.

Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.

Design and Implementation of VLSI Systems (EN1600) lecture07 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.

Lecture 21 Today we will Revisit the CMOS inverter, concentrating on logic 0 and logic 1 inputs Come up with an easy model for MOS transistors involved.

Similar presentations

Ads by Google