Control for CTP and LTU boards in Run3 9.12.2015 1.

Slides:



Advertisements
Similar presentations
Alice EMCAL meeting, July EMCAL jet trigger status Olivier BOURRION LPSC, Grenoble.
Advertisements

ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
An ATCA and FPGA-Based Data Processing Unit for PANDA Experiment H.XU, Z.-A. LIU,Q.WANG, D.JIN, Inst. High Energy Physics, Beijing, W. Kühn, J. Lang, S.
TDC 461 Basic Communications Systems Local Area Networks 29 May, 2001.
PALM-3000 ATST/BBSO Visit Stephen Guiwits P3K System Hardware 126 Cahill February 11, 2010.
Uli Schäfer 1 JEM1: Status and plans power Jet Sum R S T U VME CC RM ACE CAN Flash TTC JEM1.0 status JEM1.1 Plans.
Integrated test environment for a part of the LHCb calorimeter TWEPP 2009 Carlos Abellan Beteta La Salle, URL 22/9/2009TWEPP09 Parallel session B2a - Production,
Basic Networking Hardware. Agenda Basic LAN Definition Network Hardware Network Media Sample LAN Implementation.
Marián Krivda on behalf of the ALICE trigger group The University of Birmingham Triggering Discoveries in High Energy Physics 9-14 September 2013, Jammu,
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Uni-Heidelberg, KIP, V.Angelov 1 International Workshop TRDs – Present & Future September, Romania Wafer Tester, Optical Link, GTU V. Angelov Kirchhoff.
(Preliminary) Results of Evaluation of the CCT SB110 Peter Chochula and Svetozár Kapusta 1 1 Comenius University, Bratislava.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
PCIe Mezzanine Carrier Pablo Alvarez BE/CO. Functional Specifications External Interfaces User (application) FPGA System FPGA Memory blocks Mezzanine.
GBT Interface Card for a Linux Computer Carson Teale 1.
Basic Networking Hardware
Preliminary Design Review: Hub Implementation Dan Edmunds, Wade Fisher, Yuri Ermoline, Philippe Laurens Michigan State University 01-Oct-2014.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
Markus Joos, EP-ESS 1 “DAQ” at the El. Pool Aim and preconditions Hardware Operating system support Low level software Middle level software High level.
Marián Krivda on behalf of the ALICE Collaboration The University of Birmingham TWEPP-13 conference September 2013, Perugia, Italy.
LNL 1 SLOW CONTROLS FOR CMS DRIFT TUBE CHAMBERS M. Bellato, L. Castellani INFN Sezione di Padova.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
1 Network Performance Optimisation and Load Balancing Wulf Thannhaeuser.
MTF7 hardware status Alex Madorsky for UF group. Muon Trigger structure rework A. Madorsky2 Endcap TF Overlap TFBarrel TF - Overlap TF is now.
The ALICE Central Trigger Processor (CTP) Upgrade Marian Krivda 1) and Jan Pospíšil 2) On behalf of ALICE collaboration 1) University of Birmingham, Birmingham,
Costas Foudas, The Tracker Interface to TCS, The CMS Silicon Tracker FED Crates What goes in the FED Crates ? What do we do about the VME controller.
Bart Hommels (for Matthew Wing) EUDET ext. steering board JRA3 DAQ System DAQ System Availability updates: – DIF: Detector Interface – LDA:
P. Aspell CERN April 2011 CMS MPGD Upgrade …. Electronics 2 1.
Installation status Control Room PC farm room DetectorsEB Infrastructure 918 ECN3.
Transmission Media. Characteristics to consider for Media Selection Throughput Cost Installation Maintenance Obsolescence vs bleeding edge Support Life.
CMX Collection file for current diagrams 30-Apr-2014.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
1 Preparation to test the Versatile Link in a point to point configuration 1.Versatile Link WP 1.1: test the Versatile Link in a point to point (p2p) configuration.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
A. KlugeFeb 18, 2015 CRU form factor discussion & HLT FPGA processor part II A.Kluge, Feb 18,
AFP Trigger DAQ and DCS Krzysztof Korcyl Institute of Nuclear Physics - Cracow on behalf of TDAQ and DCS subsystems.
Firmware Overview and Status Erno DAVID Wigner Research Center for Physics (HU) 26 January, 2016.
CTP-FO-LTU hardware review
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
Consideration of the LAr LDPS for the MM Trigger Processor Kenneth Johns University of Arizona Block diagrams and some slides are edited from those of.
ALICE trigger control technologies run2 vs run3 layout IPbus introduction 1 Anton Jusko 27/01/20166CTP/LTU review.
August 24, 2011IDAP Kick-off meeting - TileCal ATLAS TileCal Upgrade LHC and ATLAS current status LHC designed for cm -2 s 7+7 TeV Limited to.
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
E. Hazen - DTC1 DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
The Data Handling Hybrid
Status of NA62 straw electronics and services
Future Hardware Development for discussion with JLU Giessen
Pixel panels and CMOS Read-out electronics
The Data Handling Hybrid
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
ALICE Trigger Upgrade CTP and LTU PRR
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
GBT-FPGA Interface Carson Teale.
Fiber Installation for RUN 3&4
Front-end electronic system for large area photomultipliers readout
VELO readout On detector electronics Off detector electronics to DAQ
M. Krivda for the ALICE trigger project, University of Birmingham, UK
Presentation transcript:

Control for CTP and LTU boards in Run

Content  New VME processors  Control via GBT  Control via IP bus  Summary 2

New VME processors  5 for P2 + 3 for lab = 8  The newest VME processor from CCT is VP717 -> 2.0 GHz Corei7 processor, 4GB DRAM, 5 row, no P0 -> 3650 CHF  Gigabit Ethernet PMC module for VP717 -> 570 CHF  (8 x 3650) + (8x 570) = = CHF 3

Control via GBT at P2 - Bidir. communication always active - CTP readout and control via the same GBT channel DAQ PC in UX25-CR4 (PCI40 board) control and monitor Busy/Throttling GBT/TTC optical links Low Latency Interface Fan-out board ( 6U VME format ) LTU + TTCex boards (TTC drivers) TTC L0 trigger over copper cable LTU boards (GBT/PON drivers) ………………… Metallic connection Anywhere USB - 14 Ethernet GBT USB DCS PC Program FPGA and monitor T,V,I 4

Control via GBT in detector labs  One GBT link (from 48 GBT links) for LTU control  Bidir communication always active (???)  VIVADO Lab edition installed on Linux => direct programming from DAQ PC over USB LTU DAQ PC in UX25-CR4 (PCI40 board) control and monitor Detector USB- JTAG FPGA USB SFP+ GBT 47 x GBT TTC 10G-PON 5

Control via GBT - timescale  CTP/LTU control for development for CTP team in lab VME in 2016 GBT when CRU hw + CRU sw (driver) available (2017 ???)  CTP/LTU control in P2 only GBT  LTU control for users in lab detectors with CRU will use one GBT channel to control LTU old detectors will use some “light” version of CRU 6

Control via IP bus at P2 - CTP readout via special DAQ LTU board (details on slide 10) Trigger PC in UX25-CR4 control and monitor Busy/Throttling GBT/TTC optical links Low Latency Interface Fan-out board ( 6U VME format ) LTU + TTCex boards (TTC drivers) TTC L0 trigger over copper cable LTU boards (GBT/PON drivers) ………………… Metallic connection Anywhere USB - 14 Ethernet (optical cable) USB DCS PC Program FPGA and monitor T,V,I DAQ PC in UX25-CR4 (only CTP readout) GBT 7  Can we merge DAQ PC and Trigger PC ? Can we send also CTP readout via IP bus ?

Control via IP bus (1G Ethernet) in detector labs  IP bus (1G Ethernet) for LTU control  VIVADO Lab edition installed on Linux => direct programming from DAQ PC over USB LTU Trigger + DAQ PC control and monitor Detector USB- JTAG FPGA USB SFP+ Ethernet (copper cable) 48 x GBT TTC 10G-PON 8

Ethernet SFP for lab  Compatible with IEEE 802.3:2005  Industrial temperature range 40-85°C  Custom RJ-45 connector with integrated magnetic (EMI filter)  Low power, high performance 1.25Gbd SerDes integrated in module  Single +3.3V power supply operation  Auto-negotiation per IEEE 802.3:2005 Clause 28 (twisted pair) and Clause 37 (1000BASE-X)  Compatible to both shielded and unshielded twisted pair CAT-5 cable  RX_LOS disabled (RX_LOS means Ethernet link up/down, but for optical SPF means RX_LOS peak (AC) or voltage (DC), so it is better to have it disabled) AVAGO ABCU-5740ARZ RS -> 38 EUR/pc 9

“CTP readout” via DAQ LTU board  DAQ LTU board with IP bus (1 x SFP) and GBT or TTC 10G-PON (9 x SPF)  DAQ LTU board configured to receive all triggers => GBT link used to transmit “CTP readout”  Independent monitoring of all triggers using DAQ LTU  Reliability of Low Latency Interface (LLI) DAQ PC in UX25-CR4 (PCI40 board) DAQLTUDAQLTU FOFO LLI GBT 10

Advantages of GBT vs “IPbus” control  stable standard (all experiments use the same GBT)  higher bandwidth (4.8 Gbps)  Only one link for control and readout  SW support from Alice DAQ framework (???)  so far nobody in ALICE used IP bus Re-design of LM0 board for GBT control is not necessary (just replacement of 2 components, 125 MHz -> 120 MHz) 11

Summary  If we stay with VME control, we need to buy new VME processors -> ~30 kCHF  If we go with GBT control We need to change oscillator on LMO board, 125 MHz -> 120 MHz We need to wait until driver for CRU is ready (2017 ???) We need to buy one CRU for lab -> 5 kEUR We need to have GBT bidir communication also during data taking  If we go with IP bus We can start development immediately (LM0 board has 125 MHz oscillator) We can arrange “CTP readout” via DAQ LTU board, so we will be as other detectors We need one extra PC - TRIGGER PC at Point2 Which branch of IP bus to choose ? 12