Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction.

Slides:

Advertisements

Similar presentations

Hoofdstuk 6 Het voorspellen van prestaties Prof. dr. ir. Dirk Stroobandt Academiejaar

Advertisements

Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California,

BSPlace: A BLE Swapping technique for placement Minsik Hong George Hwang Hemayamini Kurra Minjun Seo 1.

Ch.7 Layout Design Standard Cell Design TAIST ICTES Program VLSI Design Methodology Hiroaki Kunieda Tokyo Institute of Technology.

Paul Falkenstern and Yuan Xie Yao-Wen Chang Yu Wang Three-Dimensional Integrated Circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis ASPDAC’10.

DARPA Assessing Parameter and Model Sensitivities of Cycle-Time Predictions Using GTX u Abstract The GTX (GSRC Technology Extrapolation) system serves.

Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.

Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Architectural-Level Prediction of Interconnect Wirelength and Fanout Kwangok Jeong, Andrew B. Kahng and Kambiz Samadi UCSD VLSI CAD Laboratory

On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.

University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu (Kevin) Cao 1, Chenming Hu 1, Xuejue Huang 1, Andrew.

Managing Interconnect Resources Embedded SLIP Tutorial Phillip Christie.

ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.

1 Modeling and Optimization of VLSI Interconnect Lecture 1: Introduction Avinoam Kolodny Konstantin Moiseev.

SLIP 2000April 8, Efficient Representation of Interconnection Length Distributions Using Generating Polynomials D. Stroobandt (Ghent University)

SLIP 2000April 9, Wiring Layer Assignments with Consistent Stage Delays Andrew B. Kahng (UCLA) Dirk Stroobandt (Ghent University) Supported.

7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.

Effects of Global Interconnect Optimizations on Performance Estimation of Deep Sub-Micron Design Yu Cao, Chenming Hu, Xuejue Huang, Andrew B. Kahng, Sudhakar.

1 ENTITY test is port a: in bit; end ENTITY test; DRC LVS ERC Circuit Design Functional Design and Logic Design Physical Design Physical Verification and.

VLSI Physical Design: From Graph Partitioning to Timing Closure Paper Presentation © KLMH Lienig 1 EECS 527 Paper Presentation Accurate Estimation of Global.

Application of through-silicon-via (TSV) technology to making of high-resolution CMOS image sensors Name: Qian YU Student ID:

הטכניון - מ.ט.ל. הפקולטה להנדסת חשמל - אביב תשס"ה

MASSOUD PEDRAM UNIVERSITY OF SOUTHERN CALIFORNIA Interconnect Length Estimation in VLSI Designs: A Retrospective.

Global Routing.

FPGA Switch Block Design Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223.

CAD for Physical Design of VLSI Circuits

Abhishek Pandey Reconfigurable Computing ECE 506.

New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,

1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.

CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.

Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.

"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.

DARPA GTX: The MARCO GSRC Technology Extrapolation System Abstract Technology extrapolation -- i.e., the calibration and prediction of achievable Technology.

VLSI Physical Design: From Graph Partitioning to Timing Closure Chapter 6: Detailed Routing © KLMH Lienig 1 What Makes a Design Difficult to Route Charles.

Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,

Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.

Topics Architecture of FPGA: Logic elements. Interconnect. Pins.

International Workshop on System-Level Interconnection Prediction, Sonoma County, CA March 2001ER UCLA UCLA 1 Wirelength Estimation based on Rent Exponents.

Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.

Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.

ESSCIRC 2003 tutorial, September 15, 2003 Interconnect-centric design for future SoC and NoC 1 A System Designer’s View on SoC Communication Architectures.

Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction Rent’s Rule and Wire Length.

Interconnect Characteristics of 2.5-D System Integration Scheme Yangdong (Steven) Deng & Wojciech P. Maly

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.

14/2/20041 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation® Technion - Israel Institute.

EE4271 VLSI Design VLSI Channel Routing.

RTL Design Flow RTL Synthesis HDL netlist logic optimization netlist Library/ module generators physical design layout manual design a b s q 0 1 d clk.

Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Scientific Contributions

Revisiting and Bounding the Benefit From 3D Integration

Defect Tolerance for Nanocomputer Architecture

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Interconnect Architecture

HIGH LEVEL SYNTHESIS.

EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.

Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)

Presentation transcript:

Dirk Stroobandt Ghent University Electronics and Information Systems Department A New Design Methodology Based on System-Level Interconnect Prediction Talk at SSGRRw2002 January 24th, 2002

Dirk Stroobandt, Ghent University 2 Why a priori interconnect prediction? Basic models and Rent’s rule Recent advances in a priori wire length prediction Applications Outline

January 24th, 2002Dirk Stroobandt, Ghent University 3 Why a priori interconnect prediction? Basic models and Rent’s rule Recent advances in a priori wire length prediction Applications Outline

January 24th, 2002Dirk Stroobandt, Ghent University 4 Interconnect: importance of wires increases (they do not scale as components). A priori: For future designs, very little is known. The sooner information is available, the better. old new Why A Priori Interconnect Prediction?

January 24th, 2002Dirk Stroobandt, Ghent University 5 Classical Digital Design Flow X=(ABCD+A+D+A(B+C)) Y=(A(B+C)+AC+D+A(BC+D)) System specification Functional design Logic design Circuit designPhysical designFabricationPackaging and testing

January 24th, 2002Dirk Stroobandt, Ghent University 6 Interconnect-centric Design Flow X=(ABCD+A+D+A(B+C)) Y=(A(B+C)+AC+D+A(BC+D)) Packaging and testing Fabrication Circuit design Physical design Logic design Functional design System specification Physical and technological a priori estimations

January 24th, 2002Dirk Stroobandt, Ghent University 7 Setting of SLIP Research Domain in the Design Process Circuit design Fabrication Physical design Floorplanning Placement Routing

January 24th, 2002Dirk Stroobandt, Ghent University 8 Why a priori interconnect prediction? Basic models and Rent’s rule Recent advances in a priori wire length prediction Applications Outline

January 24th, 2002Dirk Stroobandt, Ghent University 9 Components of the Physical Design Step Layout Layout generation CircuitArchitecture

January 24th, 2002Dirk Stroobandt, Ghent University 10 Net Terminal / pin The Three Basic Models Circuit model Placement and routing model Model for the architecture Pad Channel Manhattan grid using Manhattan metric Cell Logic block

January 24th, 2002Dirk Stroobandt, Ghent University 11 T = t B p Rent’s Rule Normal values: 0.5  p  0.75 Measure for the complexity of the interconnection topology p = Rent exponent Rent’s rule was first described by Landman and Russo* in For average number of terminals and blocks per module in a partitioned design: t  average # term./block * B. S. Landman and R. L. Russo. “On a pin versus block relationship for partitions of logic graphs.” IEEE Trans. on Comput., C-20, pp , (simple) 0  p  1 (complex)

January 24th, 2002Dirk Stroobandt, Ghent University 12 Why a priori interconnect prediction? Basic models and Rent’s rule Recent advances in a priori wire length prediction Applications Outline

January 24th, 2002Dirk Stroobandt, Ghent University Partition the circuit into 4 modules of equal size such that Rent’s rule applies (minimal number of pins). 2. Partition the Manhattan grid in 4 subgrids of equal size in a symmetrical way. Donath’s* Hierarchical Placement Model * W. E. Donath. Placement and Average Interconnection Lengths of Computer Logic. IEEE Trans. on Circuits & Syst., vol. CAS-26, pp , 1979.

January 24th, 2002Dirk Stroobandt, Ghent University Each subcircuit (module) is mapped to a subgrid. 4. Repeat recursively until all logic blocks are assigned to exactly one grid cell in the Manhattan grid. Donath’s Hierarchical Placement Model mapping

January 24th, 2002Dirk Stroobandt, Ghent University 15 Donath’s Length Estimation Model Length of the connections at each level? Donath assumes: all connection source and destination cells are uniformly distributed over the grid. Adjacent ( A -) combination Diagonal ( D -) combination

January 24th, 2002Dirk Stroobandt, Ghent University 16 Results Donath Scaling of the average length L as a function of the number of logic blocks G : L G p = 0.7 p = 0.5 p = 0.3 Similar to measurements on placed designs.

January 24th, 2002Dirk Stroobandt, Ghent University 17 Results Donath Theoretical average wire length too high by factor of L G experiment theory 0

January 24th, 2002Dirk Stroobandt, Ghent University 18 Occupation probability* favours short interconnections (for placement optimization) (darker) Keep wire length scaling by hierarchical placement. Improve on uniform probability for all connections at one level (not a good model for placement optimization). Improving on the Placement Optimization Model * D. Stroobandt and J. Van Campenhout. Accurate Interconnection Length Estimations for Pre- dictions Early in the Design Cycle. VLSI Design, Spec. Iss. on PD in DSM, 10 (1): 1-20, 1999.

January 24th, 2002Dirk Stroobandt, Ghent University 19 Occupation Probability: Results 8 Occupation prob L G Donath Experiment Use probability on each hierarchical level (local distributions).

January 24th, 2002Dirk Stroobandt, Ghent University 20 Effect of the occupation probability on the total distribution: more short wires = less long wires  Average wire length is shorter Occupation Probability: Results

January 24th, 2002Dirk Stroobandt, Ghent University 21 Extension to Three-dimensional Grids* * D. Stroobandt and J. Van Campenhout. Estimating Interconnection Lengths in Three- dimensional Computer Systems. IEICE Trans. Inf. & Syst., Spec. Iss. On Synthesis and Verification of Hardware Design, vol. E80-D (no. 10), pp , * A. Rahman, A. Fan and R. Reif. System-level Performance Evaluation of Three-dimensional Integrated Circuits. IEEE Trans. on VLSI Systems, Spec. Iss. on SLIP, pp , 2000.

January 24th, 2002Dirk Stroobandt, Ghent University 22 Anisotropic Systems* * H. Van Marck and J. Van Campenhout. Modeling and Evaluating Optoelectronic Architectures. Optoelectronics II, vol of SPIE Proc. Series, pp , 1994.

January 24th, 2002Dirk Stroobandt, Ghent University 23 Other Extensions Wire length estimates for external nets* Estimates for multi-terminal nets** Global distribution (heterogeneous systems-on-a-chip)*** * D. Stroobandt, H. Van Marck and J. Van Campenhout. Estimating Logic Cell to I/O Pad Lengths in Computer Systems. Proc. SASIMI’97, pp , ** D. Stroobandt. Multi-terminal nets do change conventional wire length distribution models. Proc. Intl. Workshop on System-Level interconnect Prediction, pages 41 – 48, March *** P. Zarkesh-Ha, J.A. Davis, and J.D. Meindl. Prediction of net length distribution for global interconnections in a heterogeneous system-on-a-chip. IEEE TVLSI, SLIP issue, Dec

January 24th, 2002Dirk Stroobandt, Ghent University 24 Why a priori interconnect prediction? Basic models and Rent’s rule Recent advances in a priori wire length prediction Applications Outline

January 24th, 2002Dirk Stroobandt, Ghent University 25 Extrapolation to future systems: Roadmaps. GTX* et al. Technology Extrapolation * A. Caldwell et al. “GTX: The MARCO GSRC Technology Extrapolation System.” IEEE/ACM DAC, pp , 2000 (

January 24th, 2002Dirk Stroobandt, Ghent University 26 Models of achievable routing Required versus available resources limited by routing efficiency, power/ground nets and via impact

January 24th, 2002Dirk Stroobandt, Ghent University 27 A Typical Layer Assignment Example Tier type 2 Tier type 1 Tier type 0 Wirelength (mm) Delay (ps) Wire width (  m) Number of repeaters

January 24th, 2002Dirk Stroobandt, Ghent University 28 Optimal Layer Stack Monotonic? Tier 2 Tier 1 Tier Number of layers per tier type

January 24th, 2002Dirk Stroobandt, Ghent University 29 Three-dimensional Chips Different asymptotic average wire length* * J. Van Campenhout, H. Van Marck, J. Depreitere, J. Dambre, “TITLE” IEEE J. Sel. Topics in Quant. Electr. on Smart Phot. Comp., Interconnects, and Proc. (5)2, 1999, pp Two-dimensional Design size (logic blocks) Three-dimensional p =0.4 p =0.6 p =0.8

January 24th, 2002Dirk Stroobandt, Ghent University 30 Three-dimensional Chips Wire length distribution differs significantly* * J. Van Campenhout, H. Van Marck, J. Depreitere, J. Dambre,”TITLE” IEEE J. Sel. Topics in Quant. Electr. on Smart Phot. Comp., Interconnects, and Proc. (5)2, 1999, pp Distribution Rent exponent r Average wire length

January 24th, 2002Dirk Stroobandt, Ghent University 31 Effect of Anisotropy Benefits are lower if anisotropy is higher* * J. Van Campenhout, H. Van Marck, J. Depreitere, J. Dambre, “TITLE” IEEE J. Sel. Topics in Quant. Electr. on Smart Phot. Comp., Interconnects, and Proc. (5)2, 1999, pp Number of layers (4096 gates) Average wire length Relative anisotropic cost Average wire length Cost = 1 Cost = 16 Cost = 8 Cost = 24

January 24th, 2002Dirk Stroobandt, Ghent University 32 What Could It Look Like ? OIIC Project (

January 24th, 2002Dirk Stroobandt, Ghent University 33 Conclusion Wire length distribution estimations have evolved a lot in the last few years and have gained accuracy but the work is not finished! Suggested reading (brand new book): D. Stroobandt. A Priori Wire Length Estimates for Digital Design. Kluwer Academic Publishers, pages, ISBN no x.