Statement Of Work Define static processor, DSP Profiles, memory and bus architectures. Define interconnections between DLX and DSP processors while helping.

Slides:

Advertisements

Similar presentations

Copyright The Info-Tech Research Group Inc. All Rights Reserved. D1-1 by James M. Dutcher Strategic IT Planning & Governance Creation H I G H.

Advertisements

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.

© 2004 Wayne Wolf Topics Task-level partitioning. Hardware/software partitioning.  Bus-based systems.

Lab 2 – DSP software architecture and the real life DSP characteristics of signals that make it necessary.

Hadi Goudarzi and Massoud Pedram

CML Efficient & Effective Code Management for Software Managed Multicores CODES+ISSS 2013, Montreal, Canada Ke Bai, Jing Lu, Aviral Shrivastava, and Bryce.

10.2 Characteristics of Computer Memory RAM provides random access Most RAM is volatile.

1 Optimizing multi-processor system composition Characterization Presentation November 20 th – 2007 Performing: Isaac Yarom Supervising: Mony Orbach Annual.

Reducing Occurrences of Priority Inversion in MSoC's using Dynamic Processor Priority Assignment Mikael Collin Mladen Nikitovic Christer Norström Research.

Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems Slide 1 Process Scheduling for Performance Estimation and Synthesis.

Source Code Optimization and Profiling of Energy Consumption in Embedded System Simunic, T.; Benini, L.; De Micheli, G.; Hans, M.; Proceedings on The 13th.

©Ian Sommerville 2004Software Engineering, 7th edition. Chapter 5 Slide 1 Review 1.

Performance Analysis of the IXP1200 Network Processor Rajesh Krishna Balan and Urs Hengartner.

Term Project Pick a system (discuss choice with me)  Want simple functionality, security issues, whole system (e. g., client and server side) Submit a.

1 Introduction to System Engineering G. Nacouzi ME 155B.

1 Software Testing and Quality Assurance Lecture 40 – Software Quality Assurance.

Mahapatra-Texas A&M-Fall'001 Partitioning - I Introduction to Partitioning.

Computer Science ABET Visit Update November 8, 2003.

Programming with CUDA WS 08/09 Lecture 13 Thu, 04 Dec, 2008.

Technion – Israel Institute of Technology Department of Electrical Engineering High Speed Digital Systems Lab Written by: Haim Natan Benny Pano Supervisor:

ITRS 2001 U.S. Design DTWG Meeting November 5, 2000 OUTCOMES (including extra slides from July 2000 International Design TWG meeting in SF)

8/5/2015\course\cpeg323-08F\Topic1.ppt1 Topic I Introduction to Computer Architecture and Organization.

1 © 2006 Cisco Systems, Inc. All rights reserved. Session Number Presentation_ID Cisco Technical Support Presentation Using the Cisco Technical Support.

Detailed Technical Feature Presentation Background Information The Importance of Software Software Roadblocks Development Environment DSP Development Cycle.

Enterprise Architecture

Final presentation Encryption/Decryption on embedded system Supervisor: Ina Rivkin students: Chen Ponchek Liel Shoshan Winter 2013 Part A.

1 Instant replay  The semester was split into roughly four parts. —The 1st quarter covered instruction set architectures—the connection between software.

1 © 2006 Cisco Systems, Inc. All rights reserved. Session Number Presentation_ID Using the Cisco Technical Support & Documentation Website for Security.

Computer Architecture and Organization

Requirements Determine processor core Determine the number of hardware profiles and the benefits of each profile Determine functionality of each profile.

Motivation Mobile embedded systems are present in: –Cell phones –PDA’s –MP3 players –GPS units.

1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,

Orchestration by Approximation Mapping Stream Programs onto Multicore Architectures S. M. Farhad (University of Sydney) Joint work with Yousun Ko Bernd.

© Property of ERCOT /8/20061 TPTF ERCOT 30/60/90 day Plan Raj Chudgar, Nodal Program Manager February 20, 2006.

Project Management for Software Engineering Starting at “I’ve got a project” How do you decide: –What do I need to do? –When should I do it? –How long.

Configurable, reconfigurable, and run-time reconfigurable computing.

Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.

Project Proposal Document Optimization 15 February 2007 Team members: Chris Catalano Chun-Yu Chang Chris Joson David Matthes.

Jump to first page One-gigabit Router Oskar E. Bruening and Cemal Akcaba Advisor: Prof. Agarwal.

MAPLD 2005/254C. Papachristou 1 Reconfigurable and Evolvable Hardware Fabric Chris Papachristou, Frank Wolff Robert Ewing Electrical Engineering & Computer.

Preliminary Design Review WODY Group Class Project Fall 2000 ECE 6276.

The Wody Group now proudly presents their Mission Statement and Mission Plans Class Project Fall 2000 ECE 6276.

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review System Integration Software School of Electrical and Computer Engineering Georgia.

-BY KUSHAL KUNIGAL UNDER GUIDANCE OF DR. K.R.RAO. SPRING 2011, ELECTRICAL ENGINEERING DEPARTMENT, UNIVERSITY OF TEXAS AT ARLINGTON FPGA Implementation.

An EDI Testing Strategy Rosemary B. Abell Director, National HIPAA Practice Keane, Inc. HIPAA Summit V October 30 – November 1, 2002.

1 Data Structures CSCI 132, Spring 2014 Lecture 1 Big Ideas in Data Structures Course website:

Superscalar Architecture Design Framework for DSP Operations Rehan Ahmed.

Low Power IP Design Methodology for Rapid Development of DSP Intensive SOC Platforms T. Arslan A.T. Erdogan S. Masupe C. Chun-Fu D. Thompson.

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review Wody-Instruction Set Architecture School of Electrical and Computer Engineering Georgia.

Architectural Effects on DSP Algorithms and Optimizations Sajal Dogra Ritesh Rathore.

Re-configurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-micron Instructions Bus Siu-Kei Wong.

ECE 692 Power-Aware Computer Systems Final Review Prof. Xiaorui Wang.

FDR--ECE6276 Class Project 12/06/00 The ChooChoo: Final Design Review West-Datapath II School of Electrical and Computer Engineering Georgia Institute.

Texas Instruments TDA2x and Vision SDK

FPGAs in AWS and First Use Cases, Kees Vissers

Project proposal for ISO 27001:2013 implementation

Topic I Introduction to Computer Architecture and Organization

ECE 477 Final Review: Team #

Interconnect with Cache Coherency Manager

Project Name Group Members.

Chapter 1 Introduction.

Project Name Group Members.

Utility-Function based Resource Allocation for Adaptable Applications in Dynamic, Distributed Real-Time Systems Presenter: David Fleeman {

Project Name Group Members.

Project Name Group Members.

Team Skill 6 - Building The Right System Part 1: Applying Use Cases

Mapping DSP algorithms to a general purpose out-of-order processor

Project Name Group Members.

Implementation of a De-blocking Filter and Optimization in PLX

COSC 3330/6308 Materials on the Final

Presentation transcript:

Statement Of Work Define static processor, DSP Profiles, memory and bus architectures. Define interconnections between DLX and DSP processors while helping Data Path 2 group to develop switching scenarios. Determine bounds and reservation tables and work on applicable optimization issues.

SOW (Contd.) Help define decoders for DSP Profiles. Provide needed assistance during system testing.

November 3, 2000 Profiles Picked. Static Processor Picked: DLX

November 8, 2000 Defined Hardware Profiles. Provided DLX Hardware Details. Provided details for DLX software tools.

November 10, 2000 Finalized DSP Hardware Details. Defined overall memory architecture. Current presentation.

November 13, 2000 Reservation Tables

November 15, 2000 Bounds Preliminary Design Review

December 1, 2000 Critical Design Review

December 6, 2000 Web-site Final Design Review

Plan To Achieve The Goal Create reservation tables for each DSP by 11/13- no risks Determine bounds on each DSP by 11/15 - Dependent on receiving FSFG from Algorithm group.

How We Fit In The Big Picture We are designing a hardware architecture optimized to meet the algorithm group’s requirements. The other hardware groups will use the architectural framework we have provided to implement the MPEG2 decoder. We are also providing assistance to the software teams in order to create tools needed for our architecture