Dean P. Neikirk © 1999, last update February 4, 20161 Dept. of ECE, Univ. of Texas at Austin Ion Implantation alternative to diffusion for the introduction.

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

FABRICATION PROCESSES
Chapter 8 Ion implantation
ECE/ChE 4752: Microelectronics Processing Laboratory
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Homework: CMOS Fabrication Digital IC Design : Martin Page Discuss briefly the relationships between an ion beam’s acceleration potential, the beam.
Chapter 2 Modern CMOS technology
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Chapter 8 Ion implantation
Microelectronics Processing
Lecture 15 OUTLINE MOSFET structure & operation (qualitative)
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Microelectronics Processing
Lecture 7: IC Resistors and Capacitors
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
ECE/ChE 4752: Microelectronics Processing Laboratory
CMOS Process Integration ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May March 25, 2004.
M.H.Nemati Sabanci University
Ion Implantation A summary to aid you in studying for the exam.
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE/ChE 4752: Microelectronics Processing Laboratory
Ion Implantation Topics: Deposition methods Implant
Section 6: Ion Implantation
ES 176/276 – Section # 2 – 09/19/2011 Brief Overview from Section #1 MEMS = MicroElectroMechanical Systems Micron-scale devices which transduce an environmental.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Derivation of transistor characteristics.
Z. Feng VLSI Design 1.1 VLSI Design MOSFET Zhuo Feng.
Chapter 8 Ion Implantation
Outline Introduction CMOS devices CMOS technology
MOHD YASIR M.Tech. I Semester Electronics Engg. Deptt. ZHCET, AMU.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
IC Process Integration
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Post Anneal Solid State Regrowth
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda © October 2001 by Prentice Hall Chapter 9 IC Fabrication Process Overview.
SILICON DETECTORS PART I Characteristics on semiconductors.
Introduction to CMOS VLSI Design CMOS Fabrication and Layout Harris, 2004 Updated by Li Chen, 2010.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Doping: Depositing impurities into Si in a controlled manner
Layer characterization
CMOS VLSI Fabrication.
CMOS FABRICATION.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
© 2004 Dieter Ast, Edwin Kan This material has been edited for class presentation. Ion Implantation: The most controlled way to introduce dopants into.
Patterning - Photolithography
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Ion Implantation CEC, Inha University Chi-Ok Hwang.
CHAPTER 5 ION IMPLANTATION In ion implantation, ionized impurity atoms are accelerated through an electrostatic field and strike the surface of the wafer.
Solid State Devices EE 3311 SMU
서강대학교 기계공학과 최범규(Choi, Bumkyoo)
EMT362: Microelectronic Fabrication
CMOS Process Flow.
Prof. Jang-Ung Park (박장웅)
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Chapter 8 Ion Implantation
Silicon Wafer cm (5’’- 8’’) mm
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Chapter 7: DOPANT DIFFUSION
Manufacturing Process I
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implantation alternative to diffusion for the introduction of dopants essentially a “physical” process, rather than “chemical” advantages: –mass separation allows wide varies of dopants –dose control: diffusion % implantation: – ions / cm 2 ± 1 % – ions / cm 3 –low temperature –tailored doping profiles

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implantation high voltage particle accelerator –electrostatic and mechanical scanning dose uniformity critically dependent on scan uniformity –“dose” monitored by measuring current flowing through wafer from: Sze, VLSI Technology, 2nd edition, p wafer target position wafer feed beam line & end station vacuum pumps Faraday cage y scan plates x scan plates acceleration tubes gas source ion power supply ion source source vac pump ion beam analyzer magnet resolving aperture

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin sample surface Energy loss and ion stopping –where dE/dx is the energy loss rate R p = projected range  R p = straggle  R  = lateral straggle RpRp RR RpRp incident ions Note that actual stopping is statistical in nature

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Nuclear Stopping: (dE/dx) n “billiard ball” collisions –can use classical mechanics to describe energy exchange between incident ion and target particle must consider –Coulombic interaction between + charged ion and + nuclei in target –charge screening of target nuclei by their electron charge clouds –damage due to displaced target atoms energy energy loss rate short interaction time efficient electron screening

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Electronic Stopping energy lost to electronic excitation of target atoms –similar to stopping in a viscous medium, is  ion velocity (  E ) total stopping power –very roughly CONSTANT vs energy if nuclear dominates –  E if electronic stopping dominates to “lowest order” the range is approximately

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Implant profiles to lowest order implant profile is approximately gaussian –works well for moderate energies near the peak –essentially uses only first two moments of the distribution

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Summary of Projected Ranges in Silicon

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Pearson IV distribution four moments: R p,  R p, and –skewness of profile  1  1 < 0 implant “heavy” to surface side of peak –light species  1 > 0 implant “heavy” to deep side of peak –heavy species –kurtosis  large kurtosis  flatter “top” adapted from: Sze, VLSI Technology, 2nd edition, p. 335.

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion stopping in other materials for masking want “all” the ions to stop in the mask –oxide and photoresist –densities of oxide and resist are similar, so are stopping powers –do have to be careful about (unintentional) heating of mask material during implant thickness for 99.99% blocking energy:50keV100keV500keV ion / material B 11 / photoresist0.4  m0.6  m1.8  m B 11 / oxide0.35  m0.6  m P 31 / photoresist0.2  m0.35  m1.5  m P 31 / oxide0.13  m0.22  m

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion channeling if ions align with a “channel” in a crystal the number of collisions drops dramatically –significant increase in penetration distance for channeled ions –very sensitive to direction (110) direction many implants are done at an angle (~7˚) –shadowing at mask edges adapted from: Ghandhi, 1st edition, p. 237.

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Disorder production during implantation first sec: –ion comes to rest next sec: –thermal equilibrium established next sec: –non - stable crystal disorder relaxes via local diffusion very roughly, lattice atoms displaced for each implanted ion.

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Damage during ion implant light atom damage (B 11 ) –initially mostly electronic stopping, followed by nuclear stopping, at low energies generates buried damage peak heavy atoms (P 31 or As 75 ) –initially large amounts of nuclear stopping generates broad peak with large surface damage typically damage peaks at about 0.75 R p adapted from: Sze, 2nd edition, p amorphous region surface cm -2 5x x x x10 15 dose: cm -2 Si self-implant, 300keV, T substrate = 300 K

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Amorphization during implant damage can be so large that crystal order is completely destroyed in implanted layer –temperature, mass, & dose dependent adapted from: Sze, 2nd edition, p boron, ~30˚C: Q o ~ cm -2 phosphorus, ~30˚C: Q o ~ cm -2 antimony, ~30˚C: Q o ~ cm -2

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Implant activation: light atoms as-implanted samples have carrier concentration << implanted impurity concentration electrical activation requires annealing adapted from: Sze, 2nd edition, p. 357.

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Annealing and defects: boron initial effect: impurities onto substitutional sites adapted from: Sze, 2nd edition, p point defects collect to form line defects gross defect removal, dopants to sub. sites annealing of line defects high temp, high dose: line defects annealing out –quite stable –need ~ ° C to remove completely mid-range temp, high dose: point defects “collect” into line defects –fairly stable, efficient carrier traps

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Implant activation: heavy atoms amorphization can strongly influence temperature dependence of activation / anneal adapted from: Sze, 2nd edition, p –amorphous for phosphorus dose ~ 3x10 14 cm -2 –solid phase epitaxial re- growth occurs at T ~ 600˚C

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin implant profile: Diffusion of ion implants recall limited source diffusion profile –so √Dt is analogous to ∆R p to include effects of diffusion add the two contributions:

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Diffusion of ion implants how big are the Dt products? –temps: 600˚ C  1000˚ C –D’s: 9x cm 2 /sec  2.5x cm 2 /sec –t’s : ~ 1000 sec (~17 min) –Diffusion lengths ~ 0.3 Å  ~ 500Å Rapid thermal annealing –to reduce diffusion, must reduce Dt products critical parameter in anneal is temperature, not time rapid heating requires high power density, “low” thermal mass

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion implant systems sources –usually gas source: BF 3, BCl 3, PH 3, AsH 3, SiCl 4 to keep boron shallow ionize BF 3 without disassociation of molecule –ionization sources arc discharge oven, hot filament machine classifications –medium current machines (threshold adjusts, Q o < cm -2 ) ~2 mA, ~200 kV electrically scanned, ± 2˚ incident angle variation ~10 sec to implant, few sec wafer handling time –high current machines (source/drains, Q o > cm -2 ) > 5 mA mechanically scanned can produce dose over 150mm wafer in ~6 sec to implant wafer heating potential problem

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Ion Implanter high current implanter example: Varian SHC-80 images from

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Applications of Ion Implantation high precision, high resistance resistor fabrication –diffusion ≤ 180 Ω /square ± 10% –implantation ≤ 4 kΩ / square ± 1% MOS applications –p-well formation in CMOS: precise,low dose control ~ 1- 5 x cm - 2 –threshold voltage adjustment: not possible to control threshold voltage with sufficient accuracy via oxidation process control critical post-gate growth adjustment possible by controlled dose implant: ∆V t ~ qdose / (oxide capacitance per unit area) –“self-aligned” MOSFET fabrication

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Tailored MOSFET source/drain doping alignment between source/drain doping and gate is critical field ox gate ox source contact drain contact poly PR what about using the gate itself as mask? PR high dose implant deposit and pattern poly too much overlap, too much gate/source, gate/drain capacitance no overlap: can’t “complete” channel poly PR deposit and pattern poly

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Tailored MOSFET source/drain doping alignment between source/drain doping and gate is critical –if no overlap, can’t “complete” channel –if too much overlap, have too much gate/source, gate/drain capacitance use gate itself as mask! lightly-doped drain (LDD) device

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Self-aligned LDD process “fully” self-aligned –“side-wall spacers” can be formed many ways actual oxidation of poly gate cvd deposition / etch back

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Silicon “on insulator”: Separation by IMplanted OXygen (SIMOX) high dose / energy oxygen implant –dose ~ mid to cm -2 –energy ~ several hundred keV –after anneal forms buried layer of SiO 2

Dean P. Neikirk © 1999, last update February 4, Dept. of ECE, Univ. of Texas at Austin Layer characterization need to characterize the layers produced thus far –oxides thickness dielectric constant / index of refraction –doped layers junction depth dopant concentrations electrical resistance / carrier concentration