Intro to Design for Testability Increasingly complex circuit → more difficult & more expensive testing Testability: a design parameter :the ability to.

Slides:

Advertisements

Similar presentations

Testability Measure What do we mean when we say a circuit is testable?

Advertisements

Digital Integrated Circuits© Prentice Hall 1995 Design Methodologies Design for Test.

Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.

Introduction to Sequential Logic Design Latches. 2 Terminology A bistable memory device is the generic term for the elements we are studying. Latches.

1 Chapter Design For Testability The Scan-Path Technique The testing problems with sequential circuit can be overcome by two properties: 1.The.

LEONARDO INSIGHT II / TAP-MM ASTEP - Basic Test Concepts © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins.

Introduction to Software Testing Chapter 9.2 Challenges in Testing Software – Software Testability Paul Ammann & Jeff Offutt

TOPIC : Backtracking Methodology UNIT 3 : VLSI Testing Module 3.2: Arriving at Input Test Vector.

NATW 2008 Using Implications for Online Error Detection Nuno Alves, Jennifer Dworak, R. Iris Bahar Division of Engineering Brown University Providence,

Logic Simulation 4 Outline –Fault Simulation –Fault Models –Parallel Fault Simulation –Concurrent Fault Simulation Goal –Understand fault simulation problem.

ENGIN112 L28: Timing Analysis November 7, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 28 Timing Analysis.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

4/25/2006 ELEC7250: Hill 1 Brad Hill ELEC 7250 Logic Simulator.

Copyright 2001, Agrawal & BushnellDay-1 PM Lecture 61 Design for Testability Theory and Practice Lecture 6: Combinational ATPG n ATPG problem n Example.

4/20/2006ELEC7250: Alexander 1 LOGIC SIMULATION AND FAULT DIAGNOSIS BY JINS DAVIS ALEXANDER ELEC 7250 PRESENTATION.

Lecture 6 Testability Measures

Leonardo da Vinci ALLEGRO © J. M. Martins Ferreira - University of Porto (FEUP / DEEC)1 Basic test concepts J. M. Martins Ferreira FEUP / DEEC - Rua Dr.

January 16, '02Agrawal: Delay testing1 Delay Testing of Digital Circuits Vishwani D. Agrawal Agere Systems, Murray Hill, NJ USA

Oct Fault Testing Slide 1 Fault-Tolerant Computing Dealing with Low-Level Impairments.

Logic Simulation 2 Outline –Timing Models –Simulation Algorithms Goal –Understand timing models –Understand simulation algorithms Reading –Gate-Level Simulation.

Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 81 Lecture 8 Testability Measures n Origins n Controllability and observability n SCOAP measures 

Technical University Tallinn, ESTONIA Overview: Testability Evaluation Outline Quality Policy of Electronic Design Tradeoffs of Design for Testability.

4/26/05 Kantipudi: ELEC CONTROLLABILITY AND OBSERVABILITY KALYANA R KANTIPUDI VLSI TESTING ’05 TERM PAPER TERM PAPER.

Logic simulator and fault diagnosis Fan Wang Dept. of Electrical & Computer Engineering Auburn University ELEC7250 Term Project Spring 06’

In a not gate, if the input is on(1) the output is off (0) and vice versa.

Introduction to IC Test

Unit II Test Generation

VLSI Testing Lecture 7: Combinational ATPG

Modern VLSI Design 3e: Chapter 5,6 Copyright  2002 Prentice Hall PTR Adapted by Yunsi Fei Topics n Sequential machine (§5.2, §5.3) n FSM construction.

An Iterative Heuristic for State Justification in Sequential Automatic Test Pattern Generation Aiman H. El-MalehSadiq M. SaitSyed Z. Shazli Department.

THE TESTING APPROACH FOR FPGA LOGIC CELLS E. Bareiša, V. Jusas, K. Motiejūnas, R. Šeinauskas Kaunas University of Technology LITHUANIA EWDTW'04.

Design for Testability By Dr. Amin Danial Asham. References An Introduction to Logic Circuit Testing.

Combination of logic gates  Logic gates can be combined to produce more complex functions.  They can also be combined to substitute one type of gate.

ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.

Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.

An introduction to Fault Detection in Logic Circuits By Dr. Amin Danial Asham.

TOPIC : Controllability and Observability

A System Sensitivity Example Friday 19 Sept 2014 EE 401: Control Systems Analysis and Design Example #2:  Nominally, K = 5 and H =  Determine the.

Abdul-Rahman Elshafei – ID  Introduction  SLAT & iSTAT  Multiplet Scoring  Matching Passing Tests  Matching Complex Failures  Multiplet.

Manufacture Testing of Digital Circuits

TOPIC : Test Techniques for some complex circuits UNIT 4 : Design For Testability Module 4.2: DFT Techniques.

AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.

TOPIC : Fault detection and fault redundancy UNIT 2 : Fault modeling Module 2.3 Fault redundancy and Fault collapsing.

Testability of Integrated Circuits Presented by Srujana Aramalla Instructor: Dr.Roman Stemprok.

Logic Gates Practical Objective: to develop an understanding of logic circuits and truth tables.

Testability Measure What do we mean when we say a circuit is testable?

Hardware Testing and Designing for Testability

Phillip Stanley-Marbell, CMU

COUPING WITH THE INTERCONNECT

VLSI Testing Lecture 7: Combinational ATPG

Lecture 10 Sequential Circuit ATPG Time-Frame Expansion

CPE/EE 428, CPE 528 Testing Combinational Logic (5)

Paul Ammann & Jeff Offutt

تحليل الحساسية Sensitive Analysis.

MIN AND MAX TIMING PATHS

CS341 Digital Logic and Computer Organization F2003

ELEC-7250 VLSI Testing Scan Design Implementation on ISCAS ’89 Benchmark Circuits – s1423 and s1512 Completed by: Jonathan Harris.

Two-Port Networks Equivalent Circuits

Function Notation “f of x” Input = x Output = f(x) = y.

Garimella Srinivas Gottiparthy Ramraj Vippa Prakash

Fault Models, Fault Simulation and Test Generation

VLSI Testing Lecture 7: Combinational ATPG

Design for Testability

Veeraraghavan Ramamurthy

Counter Integrated Circuits (I.C.s)

ELEC Digital Logic Circuits Fall 2015 Logic Testing (Chapter 12)

Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.

Presentation transcript:

Intro to Design for Testability Increasingly complex circuit → more difficult & more expensive testing Testability: a design parameter :the ability to test easily or cost effectively Testability analysis: To measure controllability and observability Controllability: a measure of how easily the internal logic of the circuit can be controlled from its primary inputs. Observability: a measure of how easily the internal logic of the circuit can be observed at its primary outputs.

The testability measure of Stephenson and Grason -To each line s, CY(s) and OY(s) are assigned. 0≤CY(s)≤1, 0≤OY(s)≤1. CY(zj) = CTF x 1/n ∑{n,i=1}CY(xi) CTF: controllability transfer function; the ability to control outputs of circuit by applying input values. : 1/k ∑{k,j=1} (1- abs(Nj(0) – Nj(1))/ 2^n) -Nj(0): # of input values for which output zj has output 0. e.g. (more lines = more observability + more controllability)

OY(xi) = OTF x 1/k ∑{k,i=1} OY(zk) OTF: observability transfer function: measure the probability that a fault value at any input of the circuit will propagate to its outputs. : 1/n x ∑{n, i=1} NSi/ 2^n -NSi: # of input values that can sensitize a path from xi to its output of the circuit.