Rakshith Venkatesh 14/27/2009. What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side.

Slides:



Advertisements
Similar presentations
Transistors (MOSFETs)
Advertisements

Chapter 10 Analog Integrated Circuits The 741 OP-AMP Introduction.
1 A Low Power CMOS Low Noise Amplifier for Ultra-wideband Wireless Applications 指導教授 : 林志明 學生 : 黃世一
1/42 Changkun Park Title Dual mode RF CMOS Power Amplifier with transformer for polar transmitters March. 26, 2007 Changkun Park Wave Embedded Integrated.
Design of RF CMOS Low Noise Amplifiers Using a Current Based MOSFET Model Virgínia Helena Varotto Baroncini Oscar da Costa Gouveia Filho.
Differential and Multistage Amplifiers
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 21 Lecture 21: Voltage/Current Buffer Freq Response Prof. Niknejad.
Department of EECS University of California, Berkeley EECS 105 Fall 2003, Lecture 22 Lecture 22: Multistage Amps Prof. Niknejad.
Low Power RF/Analog Amplifier Design Tong Zhang Auburn University Tong Zhang Auburn University.
Single-Stage Integrated- Circuit Amplifiers
RF Wakeup Sensor – On-Demand Wakeup for Zero Idle Listening and Zero Sleep Delay.
学术报告 A Low Noise Amplifier For 5.2GHz Application Using 0.18um CMOS 蔡天昊
Low Noise Amplifier. DSB/SC-AM Modulation (Review)
Class-A and Class-B Amplifiers
ECE1352F University of Toronto 1 60 GHz Radio Circuit Blocks 60 GHz Radio Circuit Blocks Analog Integrated Circuit Design ECE1352F Theodoros Chalvatzis.
Microwave Amplifier Design
Operational Amplifiers David Lomax Azeem Meruani Gautam Jadhav.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
Operational-Amplifier Circuits
1 姓名 : 李國彰 指導教授 : 林志明老師 A 1v 2.4GHz CMOS POWER AMPLIFIER WITH INTEGRATED DIODE LINEARIZER ( The 2004 IEEE Asia-Pacific Conference on Circuits and Systems,
Design of LNA at 2.4 GHz Using 0.25 µm Technology
Seoul National University CMOS for Power Device CMOS for Power Device 전파공학 연구실 노 영 우 Microwave Device Term Project.
Study of 60GHz Wireless Network & Circuit Ahn Yong-joon.
Reconfigurable Ultra Low Power LNA for 2.4GHz Wireless Sensor Networks TarisT., Mabrouki A., Kraïmia H., Deval Y., Begueret J-B. Bordeaux, France.
An Ultra-Wide-Band GHz LNA in 0.18µm CMOS technology RF Communication Systems-on-chip Spring 2007.
Design of a GHz Low-Voltage, Low-Power CMOS Low-Noise Amplifier for Ultra-wideband Receivers Microwave Conference Proceedings, APMC 2005.
A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology
Design of 3.67 GHz RF Power Amplifier Presenters: Akshay Iyer, Logan Woodcock Advisers: Dr. K. Koh, Yahya Mortazavi.
Microwave Traveling Wave Amplifiers and Distributed Oscillators ICs in Industry Standard Silicon CMOS Kalyan Bhattacharyya Supervisors: Drs. J. Mukherjee.
A Novel 2.4 GHz CMOS Class-E Power Amplifier with Efficient Power Control for Wireless Communications R. Meshkin, A. Saberkari*, and M. Niaboli Department.
ADS Design Guide.
Presenter: Chun-Han Hou ( 侯 鈞 瀚)
A CMOS VCO with 2GHz tuning range for wideband applications Speaker : Shih-Yi Huang.
Final Project in RFCS in the MINT Program of the UPC by Sven Günther
18/10/20151 Calibration of Input-Matching and its Center Frequency for an Inductively Degenerated Low Noise Amplifier Laboratory of Electronics and Information.
Measurement of Integrated PA-to-LNA Isolation on Si CMOS Chip Ryo Minami , JeeYoung Hong , Kenichi Okada , and Akira Matsuzawa Tokyo Institute of Technology,
A 90nm CMOS Low Noise Amplifier Using Noise Neutralizing for GHz UWB System 指導教授:林志明 教授 級別:碩二 學生:張家瑋 Chao-Shiun Wang; Chorng-Kuang Wang; Solid-State.
ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications Nick Krajewski CMPE /16/2005.
1 Electronic Circuits MULTI STAGE AMPLIFIERS. 2 Electronic Circuits There are several different multi-stage amp circuits that function as dc-amps. 1)COMPLIMENTARY.
1 A CMOS 5-GHz Micro-Power LNA 指導教授 : 林志明 教授 學生 : 黃世一 Hsieh-Hung Hsieh and Liang-Hung Lu Department of Electrical Engineering and Graduate Institute of.
A High-Gain, Low-Noise, +6dBm PA in 90nm CMOS for 60-GHz Radio
8GHz, lV, High Linearity, Low Power CMOS Active Mixer Farsheed Mahrnoudi and C. Andre T. Salama The Edward S. Rogers Sr. Department of Electrical & Computer.
A NEW METHOD TO STABILIZE HIGH FREQUENCY HIGH GAIN CMOS LNA RF Communications Systems-on-chip Primavera 2007 Pierpaolo Passarelli.
An Ultra-low Voltage UWB CMOS Low Noise Amplifier Presenter: Chun-Han Hou ( 侯 鈞 瀚 ) 1 Yueh-Hua Yu, Yi-Jan Emery Chen, and Deukhyoun Heo* Department of.
1 Your Name Your Department or Company Date, 2015.
MMIC design activities at ASIAA Chau-Ching Chiong, Ping-Chen Huang, Yuh-Jing Huang, Ming-Tang Chen (ASIAA), Ho-Yeh Chang (NCUEE), Ping-Cheng Huang, Che-Chung.
Sanae Boulay, Limelette, Nov 05 th 20091/20 S. Boulay, B. Boudjelida, A. Sharzad, N. Ahmad, M. Missous Novel Ultra Low Noise Amplifiers based on InGaAs/InAlAs.
An Oscillator Design Based on Bi-CMOS Differential Amplifier Using Standard SiGe Process Cher-Shiung Tsai, Ming-Hsin Lin, Ping-Feng Wu, Chang-Yu Li, Yu-Nan.
class B, AB and D rf power amplifiers in 0,40 um cmos teChnology
RFIC – Atlanta June 15-17, 2008 RMO1C-3 An ultra low power LNA with 15dB gain and 4.4db NF in 90nm CMOS process for 60 GHz phase array radio Emanuel Cohen.
POWER AMPLIFIER Class B Class AB Class C.
A 2.4-GHz 0.18-um CMOS Self-Biased Cascode Power Amplifier
Introduction LNA Design figure of merits: operating power consumption, power gain, supply voltage level, noise figure, stability (Kf & B1f), linearity.
© Sean Nicolson, BCTM 2006 © Sean Nicolson, 2007 A 2.5V, 77-GHz, Automotive Radar Chipset Sean T. Nicolson 1, Keith A. Tang 1, Kenneth H.K. Yau 1, Pascal.
A 20/30 Gbps CMOS Backplane Driver with Digital Pre-emphasis Paul Westergaard, Timothy Dickson, and Sorin Voinigescu University of Toronto Canada.
3-Stage Low Noise Amplifier Design at 12Ghz
Bandgap Reference Voltage SVTH:Đặng Thanh Tiền. Bandgap Reference Voltage  Abstract  Introduction  Circuit of the BGR  Simulation  Conclusion  References.
CSE598A Analog Mixed Signal CMOS Chip Design FM Mixer CMOS Realization (Final Presentation) Zhang Yi.
1 Noise Figure Improvement using a Front End Transformer Hooman 9/9/13.
B IPOLAR T RANSISTOR. Transistors are three terminal active devices made from different semiconductor materials that can act as either an insulator or.
Submitted by- RAMSHANKAR KUMAR S7,ECE, DOE,CUSAT Division of Electronics Engineering, SOE,CUSAT1.
High Gain Transimpedance Amplifier with Current Mirror Load By: Mohamed Atef Electrical Engineering Department Assiut University Assiut, Egypt.
Input Stages for Radio Systems (Low Noise Amplifiers) (LNAs)
Lets Design an LNA! Anurag Nigam.
CSE598A Analog Mixed Signal CMOS Chip Design
What is an Op-Amp Low cost integrating circuit consisting of:
Variable Gain CMOS LNA MOREIRA E SILVA, Paulo Marcio, DE SOUSA, Fernando Rangel Introduction Simulation.
A 3.1–10.6 GHz Ultra-Wideband CMOS Low Noise Amplifier With Current-Reused Technique Microwave and Wireless Components Letters, IEEE Volume 17,  Issue.
A Novel 1. 5V CMFB CMOS Down-Conversion Mixer Design for IEEE 802
5.8GHz CMOS 射頻前端接收電路 晶片設計實作 5.8GHz CMOS Front-End Circuit Design
Presentation transcript:

Rakshith Venkatesh 14/27/2009

What is an RF Low Noise Amplifier? The low-noise amplifier (LNA) is a special type of amplifier used in the receiver side of communication systems to amplify very weak signals captured by an antenna. RF means high frequency (hundreds of MHz to GHz). The job of the LNA is to boost the incoming signal power while adding as little noise and distortion as possible to this received signal. For example, the 5GHz frequency band is the used for wireless communication. IEEE wireless standard uses this frequency band. 24/27/2009

About this project: The main intension is to design a low power RF amplifier without sacrificing the amplifier gain and its Noise-Figure (SNR_in/SNR_out). Cascode Design Low Power Design Technology90nm Frequency5.5GHz5GHz Gain>13dB> 12dB Power Dissipation >8mW< 4mW Noise Figure ~2-3dB< 4dB S12<-25dB Typical values of conventional design and my objective 34/27/2009

Design Steps The bias current (0.13mA/um ) is selected and then the ‘W’ of the transistors based on this. The supply voltage is decided based on the number of stages stacked and the gain needed. Start off with the ‘Vdd’ specified for the technology. The MOSETs are biased and we must ensure that all the transistors are operating in the saturation region (Vds > Vgs – Vth). Gate biasing voltage is calculated using the transfer characteristics of the stage. Impedance matching at the input stage of the amplifier is done so that the input impedance is equal to 50Ohm, the series resistance of the RF signal source. Output impedance matching is done assuming the device is terminated at 50Ohm. In other words the load resistance is 50. The simulation is run using ‘HSPICE’ and the parameters like S21(gain), S11, S22, S12, NF, NFmin and power dissipation are calculated. 44/27/2009

Conventional Design of an LNA 5 Ref: ‘60-GHz PA and LNA in 90-nm RF-CMOS’, Yao T et.al, Radio Frequency Integrated Circuits Symposium, 2006, IEEE, 4 pp. 4/27/2009

Circuit Diagram of the LNA in this work 64/27/2009

S21 or Gain of the designed LNA 74/27/2009

S12 or Reverse Isolation 84/27/2009

S11 plot 94/27/2009

S22 plot 104/27/2009

NF with Nfmin = 3.5dB 114/27/2009

Power Calculation The bias current of the circuit is 3.2 mA and the power supply voltage is 1.5 V. Hence, Power Dissipation = Bias Current. Vdd = 4.8mW 124/27/2009

Comparison with low power designs ParameterPaper[1]Paper[2]This work Technology (nm)25090 Voltage Supply (V) Frequency (GHz) Gain (dB) Noise Figure(dB) Power (mW) S12 (dB) S11 (dB) S22 (dB) [1] ‘Design of a New Low-Power 2.4 GHz CMOS LNA’, Ickjin Kwon and Hyungcheol Shin Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 47 [2] ‘Low-power 5 GHz LNA and VCO in 90 nm RF CMOS’, D. Linten et.al, VLSI Circuits 2004, Digest of Technical Papers Symposium, June 2004, /27/2009

Comparison with normal designs ParameterPaper[3]Paper[4]This Work Technology(nm)90 Voltage Supply (V) Frequency (GHz) to Gain (dB) NF (dB) – Power (mW) S12 (dB)-28< S11 (dB)-14.4~ S22 (dB)-19NA [3] ‘A 5-GHz Fully Integrated ESD-Protected Low-Noise Amplifier in 90-nm RF CMOS’, IEEE journal of solid state circuits, Dimitri Linten et.al, VOL. 40 No. 7 JULY [4] ‘A 90-nm CMOS Two-Stage Low-Noise Amplifier for 3-5-GHz Ultra-Wideband Radio’, Radio Frequency Integrated Circuits Symposium 2008, p489 – /27/2009

Conclusion and Future work The current re-use technique will enable bias current sharing between two amplifier stages. This in turn reduces the power dissipated in the circuit and hence the energy consumption. Noise matching at the input port can be improved to get a better NF. LNA for 60 GHz and above with low power design. The transistor stages are stacked in the work here, we can find the optimum number of transistor stages that can be stacked for a constant power supply ‘Vdd’ and find gain and power consumption values for each increase in the stage. 154/27/2009

References ching/ImpMatch.html for impedance matching. ching/ImpMatch.html Introduction to LNA Design, queen’s learning wiki. _LNA_Design _LNA_Design RF Microelectronics by B Razavi, Prentice Hall Communications Engineering and Emerging Technologies Series. Radio Frequency Electronics by Jon B Hagen, Cambridge University Press. ‘60-GHz PA and LNA in 90-nm RF-CMOS’, Yao T et.al, Radio Frequency Integrated Circuits Symposium, 2006, IEEE, 4 pp. 164/27/2009

174/27/2009