Preface.

Slides:

Advertisements

Similar presentations

October 2nd Karthik’s MS Defense DVF4: A Dual Vth Feedback Type 4-Transistor Level Converter Master’s Defense Karthik Naishathrala Jayaraman Department.

Advertisements

Minimum Energy CMOS Design with Dual Subthrehold Supply and Multiple Logic-Level Gates Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University.

5/9/2015 A 32-bit ALU with Sleep Mode for Leakage Power Reduction Manish Kulkarni Department of Electrical and Computer Engineering Auburn University,

Praveen Venkataramani Suraj Sindia Vishwani D. Agrawal FINDING BEST VOLTAGE AND FREQUENCY TO SHORTEN POWER CONSTRAINED TEST TIME 4/29/ ST IEEE VLSI.

Fall 06, Sep 19, 21 ELEC / Lecture 6 1 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic.

Polynomial-Time Algorithms for Designing Dual-Voltage Energy Efficient Circuits Master’s Thesis Defense Mridula Allani Advisor : Dr. Vishwani D. Agrawal.

True Minimum Energy Design Using Dual Below-Threshold Supply Voltages Kyungseok Kim and Vishwani D. Agrawal ECE Dept. Auburn University Auburn, AL 36849,

Institute of Computer Systems / TKT ASIC Design II / O. Vainio  Lectures by Olli Vainio  5 credits  Prerequisites (recommended): TKT-1212.

VADA Lab.SungKyunKwan Univ. 1 Dynamic Voltage Scaling.

Dec. 1, 2005ELEC Class Presentation1 Impact of Pass-Transistor Logic (PTL) on Power, Delay and Area Kalyana R Kantipudi ECE Department Auburn.

Copyright Agrawal, 2007 ELEC6270 Fall 07, Lecture 1 1 ELEC 5270/6270 Fall 2007 Low-Power Design of Electronic Circuits Introduction Vishwani D. Agrawal.

Spring 08, Jan 15 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

8/17/06ELEC / Lecture 11 Books on Low-Power Design (1) (Those shown in yellow are not yet in library) L. Benini and G. De Micheli, Dynamic.

8/17/06 ELEC / Lecture 1 1 ELEC / (Fall 2006) Low-Power Design of Electronic Circuits (ELEC 5270/6270) Introduction Vishwani.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

9/13/05ELEC / Lecture 61 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

10/13/05ELEC / Lecture 131 ELEC / (Fall 2005) Special Topics in Electrical Engineering Low-Power Design of Electronic Circuits.

Digital Integrated Circuits© Prentice Hall 1995 Introduction Jan M. Rabaey Digital Integrated Circuits A Design Perspective.

Spring 07, Feb 22 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Power Aware Microprocessors Vishwani D. Agrawal.

VADA Lab.SungKyunKwan Univ. 1 Lower Power Voltage Scaling 성균관대학교 조 준 동

Low Power Design of Integrated Systems Assoc. Prof. Dimitrios Soudris

ELEC516/10 course_des 1 ELEC516 VLSI System Design and Design Automation Spring 2010 Course Description Chi-ying Tsui Department of Electrical and Electronic.

Copyright Agrawal, 2011Lecture 1: Introduction1 Low-Power Design of Digital VLSI Circuits Introduction to Low Power Design Vishwani D. Agrawal James J.

Robust Low Power VLSI Selecting the Right Conference for the BSN FIR Filter Paper Alicia Klinefelter November 13, 2011.

Robust Low Power VLSI R obust L ow P ower VLSI Finding the Optimal Switch Box Topology for an FPGA Interconnect Seyi Ayorinde Pooja Paul Chaudhury.

High-Performance System Design Prof. Vojin G. Oklobdzija.

Damu, 2008EGE535 Spring 08, Lecture 11 EGE535 Low Power VLSI Design EGE535 Low Power VLSI Design Damu Radhakrishnan Dept of Electrical and Computer Engineering.

Tehran University Faculty of Engineering VLSI Course Class Presentation Fall 1383 Professor: DR Fakhraei Presenter: Nasim Hajary.

Power Saving at Architectural Level Xiao Xing March 7, 2005.

32-BIT ADDER FOR LOW VOLTAGE OPERATION WITH LEVEL CONVERTERS PRIYADHARSHINI S.

Determining the Optimal Process Technology for Performance- Constrained Circuits Michael Boyer & Sudeep Ghosh ECE 563: Introduction to VLSI December 5.

High Speed 64kb SRAM ECE 4332 Fall 2013 Team VeryLargeScaleEngineers Robert Costanzo Michael Recachinas Hector Soto.

TEMPLATE DESIGN © Gate-Diffusion Input (GDI) Technique for Low Power CMOS Logic Circuits Design Yerkebulan Saparov, Aktanberdi.

Institute of Computer Systems / TKT TKT-1527 Digital System Design Issues / O. Vainio  Instructors: Olli Vainio, Teemu Pitkänen  5 credits.

An Efficient Algorithm for Dual-Voltage Design Without Need for Level-Conversion SSST 2012 Mridula Allani Intel Corporation, Austin, TX (Formerly.

Jia Yao and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University Auburn, AL 36830, USA Dual-Threshold Design of Sub-Threshold.

ECE 7502 Project Final Presentation

CSE477 L00 ReadMe.1Irwin&Vijay, PSU, 2002 CSE477 VLSI Digital Circuits Fall 2002 Read Me Mary Jane Irwin ( ) Vijay.

A Low-Leakage 2.5GHZ Skewed CMOS 32-Bit Adder For Nanometer CMOS Technologies Advanced VLSI Course Seminar December 28, 2006 Peresented by: Rabe’e Majidi.

Project SRAM Stevo Bailey Kevin Linger Roger Lorenzo John Thompson ECE 4332: Intro to VLSI.

Jan M. Rabaey Low Power Design Essentials ©2008 Chapter 8 Optimizing Standby Circuits and Systems.

Patricia Gonzalez Divya Akella VLSI Class Project.

Copyright Agrawal, 2007ELEC6270 Spring 09, Lecture 71 ELEC 5270/6270 Spring 2009 Low-Power Design of Electronic Circuits Power Analysis: High-Level Vishwani.

A Class presentation for VLSI course by : Maryam Homayouni

Class Report 林常仁 Low Power Design: System and Algorithm Levels.

Class Report 何昭毅 : Voltage Scaling. Source of CMOS Power Consumption  Dynamic power consumption  Short circuit power consumption  Leakage power consumption.

Tae- Hyoung Kim, Hanyong Eom, John Keane Presented by Mandeep Singh

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE5900 Advanced Algorithms for Robust VLSI CAD Dr. Shiyan Hu Office: EERC 731 Adapted.

ELEC / Spring 2015 Low-Power Design of Electronic Circuits Introduction to Low Power Design Vishwani D. Agrawal James J. Danaher Professor.

ELEC Digital Logic Circuits Fall 2015 Delay and Power Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering.

University of Toronto,Toronto, Ontario, Canada 1 Circuit Research Labs, Intel Corporation, Hillsboro, OR Variations-Aware Low-Power Design with Voltage.

EE222 Winter 2013 Sung Mo (Steve) Kang Office BE235 Phone Cell Office BE

CMOS technology and CMOS Logic gate. Transistors in microprocessors.

LOW POWER DESIGN METHODS

M V Ganeswara Rao Associate Professor Dept. of ECE Shri Vishnu Engineering College for Women Bhimavaram Hardware Architecture of Low-Power ALU using Clock.

EE141 © Digital Integrated Circuits 2nd Introduction 1 EE4271 VLSI Design Dr. Shiyan Hu Office: EERC 731 Adapted and modified from Digital.

Yanqing Zhang University of Virginia On Clock Network Design for Sub- threshold Circuitry 1.

ELEC 7770 Advanced VLSI Design Spring 2016 Introduction

Evaluating Register File Size

LOW POWER DESIGN METHODS V.ANANDI ASST.PROF,E&C MSRIT,BANGALORE.

Scientific Contributions

LOW-POWER COMPARATOR DESIGN BASED ON CMOS DYNAMIC LOGIC CIRCUIT

ELEC 7770 Advanced VLSI Design Spring 2014 Introduction

Low Power Design in VLSI

ELEC 7770 Advanced VLSI Design Spring 2012 Introduction

ELEC 7770 Advanced VLSI Design Spring 2010 Introduction

Circuit Design Techniques for Low Power DSPs

EE 201C Modeling of VLSI Circuits and Systems Chapter 1 Introduction

Vishwani D. Agrawal James J. Danaher Professor

YOUR PROJECT TITLE By Your Name1. (Your Reg Number1) Your Name2

Presentation transcript:

Preface

Goals of this Book Provide an educational perspective on low-power design for digital integrated circuits Promote a structured design methodology for low-power/energy design Traverse the levels of the design hierarchy Explore bounds and roadblocks Provide future perspectives

An Innovative Format Pioneered in W. Sansen’s “Analog Design Essentials” book (Springer) PowerPoint slides present a quick outline of essential points and issues, and provide a graphical perspective Side notes provide depth, explain reasonings, link topics Supplemented with web-site: http://bwrc.eecs.berkeley.edu/LowPowerEssentials An ideal tool for focused-topic course

Outline Background Optimizing Power @ Design Time 4. Circuits Introduction Advanced MOS Transistors and their Models Power Basics Optimizing Power @ Design Time 4. Circuits 5. Architectures, Algorithms and Systems 6. Interconnect And Clocks 7. Memories Optimizing Power @ Standby 8. Circuits and Systems Memory Optimizing Power @ Run-time 10. Circuits, Memory and Systems Perspectives 11. Ultra-low Power/ Voltage Design Low Power Design Methodologies and Flows Summary and Perspectives

Acknowledgements The contributions of many of my colleagues to this book are greatly appreciated. Without them, building this collection of slides would have been impossible. Especially, I would like to single out the inputs of the following individuals who have contributed in a major way to the book: Ben Calhoun, Jerry Frenkil, and Dejan Marković. As always, it has been an absolute pleasure working with them. In addition, a large number of people have helped to shape the book by contributing material, or by reviewing the Chapters as they emerged. I am deeply indebted to all of them: E. Alon, T. Austin, D. Blaauw, S. Borkar, R. Brodersen, T. Burd, K. Cao, A. Chandrakasan, H. De Man, K. Flautner, M. Horowitz, K. Itoh, T. Kuroda, B. Nikolić, C. Rowen, T. Sakurai, A. Sangiovanni-Vincentelli, N. Shanbhag, V. Stojanović, T. Sakurai, J. Tschanz, E. Vittoz, A. Wang, and D. Wingard, as well as all my graduate students at BWRC. I also would like to express my appreciation for the funding agencies that have provided strong support to the development of low power design technologies and methodologies. Especially the FCRP program (and its member companies) and DARPA deserve special credit.

Low Power Design ─ Reference Books A. Chandrakasan and R. Brodersen, “Low Power CMOS Design”, Kluwer Academic Publishers, 1995. A. Chandrakasan and R. Brodersen, “Low-Power CMOS Design”, IEEE Press, 1998 (Reprint Volume). A. Chandrakasan, Bowhill, and Fox, “Design of High-Performance Microprocessors,” IEEE Press, 2001. Chapter 4, Low-Voltage Technologies, by Kuroda and Sakurai Chapter 3, Techniques for Leakage Power Reduction, by De, et al. M. Keating et al, “Low Power Methodology Manual,” Springer, 2007. S. Narendra and A. Chandrakasan, “Leakage in Nanometer CMOS Technologies”, Springer, 2006. M. Pedram and J. Rabaey, Ed., “Power Aware Design Methodologies”, Kluwer Academic Publishers, 2002. C. Piguet, Ed., Low-Power Circuit Design, CRC Press, 2005. J. Rabaey and M. Pedram, Ed., “Low Power Design Methodologies”, Kluwer Academic Publishers, 1995. J. Rabaey, A. Chandrakasan, and B. Nikolic, “Digital Integrated Circuits - A Design Perspective,” Prentice Hall, 2003. S. Roundy, P. Wright and J.M. Rabaey, "Energy Scavenging for Wireless Sensor Networks,” Kluwer Academic Publishers, 2003. A. Wang, “Adaptive Techniques for Dynamic Power Optimization,” Springer, 2008.

Low Power Design – Special References S. Borkar, “Design challenges of technology scaling,” IEEE Micro, vol.19, no.4, p.23-29, July-Aug. 1999. T.Kuroda, T. Sakurai, “Overview of low-power ULSI circuit techniques,” IEICE Trans. on Electronics, vol. E78-C, no. 4, pp. 334-344, April 1995. Journal of Low-Power Electronics (JOLPE), http://www.aspbs.com/jolpe/ Proceedings of the IEEE, Special Issue on Low Power Design, April 1995. Proceedings of the ISLPED Conference (starting 1994) Proceedings of ISSCC, VLSI Symposium, ESSCIRC, A-SSCC, DAC, ASPDAC, DATE, ICCAD conferences