Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 1 Accelerated Neuromorphic Hardware : Hybrid Plasticity - The Next.

Slides:



Advertisements
Similar presentations
Audio Workgroup Neuro-inspired Speech Recognition Group Members Ismail UysalYoojin Chung Ramin Pichevar Rich Hammett Tarek Massoud Ross Gaylor David Anderson.
Advertisements

Controller Tests Stephen Kaye Controller Test Motivation Testing the controller before the next generation helps to shake out any remaining.
Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.
Analog-to-Digital Converter (ADC) And
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Analog VLSI Neural Circuits CS599 – computational architectures in biological vision.
NATIONAL INSTITUTE OF SCIENCE & TECHNOLOGY Presented by: Susman Das Technical Seminar Presentation FPAA for Analog Circuit Design Presented by Susman.
Programmable Logic Devices
ADC. A/D converter (Analog/Digital converter) A device that converts continuously varying analog signals from instruments and sensors that monitor conditions,
Introduction to CMOS VLSI Design Lecture 19: Design for Skew David Harris Harvey Mudd College Spring 2004.
Clock Design Adopted from David Harris of Harvey Mudd College.
1Neural Networks B 2009 Neural Networks B Lecture 1 Wolfgang Maass
CHAPTER 1 Digital Concepts
CSE-221 Digital Logic Design (DLD)
The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
Programmable logic and FPGA
How does the mind process all the information it receives?
(Page 554 – 564) Ping Perez CS 147 Summer 2001 Alternative Parallel Architectures  Dataflow  Systolic arrays  Neural networks.
1 Modulation Channels in Biomimic Artificial Neurons Richard B. Wells.
Parallel Implementation of a Biologically Realistic NeoCortical Simulator E.Courtenay Wilson.
ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.
ASPPRATECH.
Digital to Analog Converters
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Registers CPE 49 RMUTI KOTAT.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim.
Introduction to Neural Networks. Neural Networks in the Brain Human brain “computes” in an entirely different way from conventional digital computers.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Lecture 10: Mean Field theory with fluctuations and correlations Reference: A Lerchner et al, Response Variability in Balanced Cortical Networks, q-bio.NC/ ,
Cognition, Brain and Consciousness: An Introduction to Cognitive Neuroscience Edited by Bernard J. Baars and Nicole M. Gage 2007 Academic Press Chapter.
University of Calcutta CBM 1 ROC Design Issues Dr. Amlan Chakrabarti, Dr. Sanatan Chattopadhyay & Mr. Suman Sau.
J. Christiansen, CERN - EP/MIC
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
Background: VLSI Courses at Lafayette  ECE VLSI Circuit Design  Original form: “tall thin designer”  VLSI Processing  CMOS Transistor Characteristics.
”When spikes do matter: speed and plasticity” Thomas Trappenberg 1.Generation of spikes 2.Hodgkin-Huxley equation 3.Beyond HH (Wilson model) 4.Compartmental.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Abdullah Said Alkalbani University of Buraimi
Network Enabled Wearable Sensors The Combined Research Curriculum Development (CRCD) project works with the Virtual Reality Applications Center (VRAC)
Aim of neuromorphic engineering: o Design and construct physical models of biological neural networks that replicate:  robust computation  adaptability.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Mehdi Ghayoumi MSB rm 132 Ofc hr: Thur, a Machine Learning.
Acquisition Crate Design BI Technical Board 26 August 2011 Beam Loss Monitoring Section William Vigano’ 26 August
Prof. Dr. Martin Brooke Bortecene Terlemez
LOGIC OPTIMIZATION USING TECHNOLOGY INDEPENDENT MUX BASED ADDERS IN FPGA Project Guide: Smt. Latha Dept of E & C JSSATE, Bangalore. From: N GURURAJ M-Tech,
Basics of Neuromorphic Design Sylvain Saïghi IMS Lab – University of Bordeaux.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Computer Architecture Lecture 26 Past and Future Ralph Grishman November 2015 NYU.
ASIC Activities for the PANDA GSI Peter Wieczorek.
Bottom half – ch 0-5 placed & routed FE PS PROC FIFO TRIG OSC RX/SHAP ADC DAC VME.
P08311: FPGA Based multi-purpose driver / data acquisition system Sponsor: Dr. Marcin Lukowiak Team MemberDisciplineRole Andrew FitzgeraldCEProject Manager/FPGA.
Neural Networks. Background - Neural Networks can be : Biological - Biological models Artificial - Artificial models - Desire to produce artificial systems.
Prototype Sensor Status and Measurements u Sensor Response Measurements u Mechanical Response u Noise Expectations u DAQ Status.
Where are we? What’s left? HW 7 due on Wednesday Finish learning this week. Exam #4 next Monday Final Exam is a take-home handed out next Friday in class.
Memory Network Maintenance Using Spike-Timing Dependent Plasticity David Jangraw, ELE ’07 Advisor: John Hopfield, Department of Molecular Biology 12 T.
Setup for automated measurements (parametrization) of ASD2 chip
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
Chapter 2 – Computer hardware
Dr. Unnikrishnan P.C. Professor, EEE
Edited by : Noor Alhareqi
Edited by : Noor Alhareqi
Covariation Learning and Auto-Associative Memory
Demonstration of STDP based Neural Networks on an FPGA
Emre O. Neftci  iScience  Volume 5, Pages (July 2018) DOI: /j.isci
Combinational Circuits
Combinational Circuits
Presentation transcript:

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 1 Accelerated Neuromorphic Hardware : Hybrid Plasticity - The Next Generation Johannes Schemmel Human Brain Project Subproject Neuromorphic Computing Neuromorphic Computing with Physical Models

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 2 Overview Overview of the NM-PM1 system Modeling with the NM-PM1 system Hybrid Plasticity NM-PM2 – HICANN DLS Prototype Results NM-PM : Neuromorphic Computing with Physical Models

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 3 Physical Model Example : Continuous Time Integrating Membrane Model  V [V] g leak [S]C m [F]  gV)/C [V/s] Biology(*) VLSI Consider a simple physical model for the neuron’s cell membrane potential V: CmCm R = 1/g leak E leak V(t) (*) from Brette/Gerstner, J. Neurophysiology, 2005 Inherent speed gap: 10 6 Volt/second → accelerated neuron model

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 4 More Neuronal Diversity : Adaptive-Exponential Integrate-and-Fire 180 nm CMOS calibration parameters stored on analog floating gates 180 nm CMOS calibration parameters stored on analog floating gates

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 5 Example Membrane Voltage Traces of HICANN V4 # of Synaptic inputs : 1 2 4

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 6 Six Groups of Neurons Firing in a Chain

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 7 Wafer Module wafer beneath heatsink power supplies 48 FPGA communication PCBs host links network chip

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 8 More Neuronal Diversity : Adaptive-Exponential Integrate-and-Fire 180 nm CMOS calibration parameters stored on analog floating gates 180 nm CMOS calibration parameters stored on analog floating gates Machine Room

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 9 Using NM-PM1 : From Networks to ExperimentsMapping import pyNN.stage2 as pynn pynn.setup() neuronParams = { 'v_init' : -70.6, 'w_init' : 0.0, [...] } pool0 = pynn.create(pynn.EIF_[...]) pool1 = pynn.create(pynn.EIF_[...]) [...] pynn.connect(pool0, pool0, p=0.26, weight=0.5) pynn.connect(pool1, pool0, p=0.16, weight=0.5) [...] pynn.run() [...] import pyNN.stage2 as pynn pynn.setup() neuronParams = { 'v_init' : -70.6, 'w_init' : 0.0, [...] } pool0 = pynn.create(pynn.EIF_[...]) pool1 = pynn.create(pynn.EIF_[...]) [...] pynn.connect(pool0, pool0, p=0.26, weight=0.5) pynn.connect(pool1, pool0, p=0.16, weight=0.5) [...] pynn.run() [...] PyNN script (reordered connection matrix) Routing Configuration/Evaluation (comparing connection matrix)

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 10 Hybrid Plasticity Problem : millions of parameters network topology neuron sizes and AdEx-parameters synaptic strengths Current status : everything is pre-computed on host-computer requires precise calibration of hardware takes long time (much longer than running the experiment on the accelerated system) Integrate flexible plasticity mechanisms : “Hybrid Plasticity” no calibration of synapses necessary plastic topology and delays learning replaces calibration combination of analog correlation measurement and digital Plasticity Processing Unit (PPU)

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 11 Second Generation Neuromorphic ASIC : HICANN-DLS analog network core bottom ppu top ppu digital core logic fast ADC vertical layer1 repeaters horizontal layer1 repeaters SERDES channel 0 output amplifier main PLL SERDES channel 1 SERDES channel 2 SERDES channel 3 analog outputs TX data TX clk RX clk RX data extclk JTAG and reset TX dat L1 top L1 right L1 left L1 bot synapse tl, tr, bl, br

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 12 Plasticity : Hybrid Scheme Provides Flexibility analog correlation measurement in synapses A/D conversion by parallel ADC digital Plasticity Processing Units → full access to synapse weights → full access to configurationdata SIMD Plasticity Processing Unit ADC array parallel conversion of STDP readout

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 13 NM-PM2 Prototype plasticity processor synapse array neuron circuits FPGA based controller board

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 14 Concept of Hybrid Plasticity Operation Synapse measures time-difference between pre- and post synaptic signals Time-difference is exponentially weighted Results are accumulated within each synapse for causal and anti-causal correlations separately Accumulated correlation measures are digitized PPU uses digitized values together with current weights to calculate new weight

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 15 Measurement Results for Multiplicative STDP Rule

Kirchhoff Institute for Physics Johannes Schemmel Ruprecht-Karls-Universität Heidelberg 16 Measurements Demonstrating Possible STDP Rules Hebbian : Anti- Hebbian : Asymmetric Sensitivity : Bistable learning : very early results using only variations of the STDP PPU code PPU also supports : supervised plasticity reinforcement learning including neuron firing rates in plasticity rules adding additional digital synaptic state variables anything you can code …

The research leading to these results has received funding from the EU FP7 Programme under grant agreement nos (BrainScaleS) and (HBP). This endeavor would not have been possible without the tireless commitment of all the involved students and colleagues, which unfortunately are too many to name them all here individually. Thank You!