L0 Technical Readiness Review-Electronics Installation 9.27.05 Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter.

Slides:

Advertisements

Similar presentations

M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.

Advertisements

HPS MPS OVERVIEW Dan Sexton & the Safety Systems Group JLAB 1.

Bagby L0 Workshop L0 Infrastructure  Mapping  Installations u Horseshoe Area s Adapter Card u Cathedral s Low Voltage Fuse Panel u Platform s.

DoE Review June 6-7, 2000 Current Detector Configuration June 6, 2000  Solenoid, Central Preshower installed in central bore  A-layer MDTs installed.

Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.

04/02/2004 az Outer Tracker Distribution Boxes 1 EFNI H K Outer Tracker Distribution Boxes Ad Berkien Tom Sluijk Albert Zwart.

CMS WeekDec 2002E. Hazen HF Electronics Status Report E. Hazen, J. Rohlf, E. Machado Boston University.

RPC Electronics Overall system diagram –At detector –Inside racks Current status –Discriminator board –TDC board –Remaining task.

LarTPC Electronics Meeting Current Work at MSU Fermilab Dan Edmunds 23-February-2010.

L. Greiner 1PXL BNL Safety Review– September 26, 2011 STAR HFT LBNL Leo Greiner, Eric Anderssen, Thorsten Stezelberger, Joe Silber, Xiangming Sun, Michal.

Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.

Infrastructure for LHCb Upgrade workshop – MUON detector Infrastructure for LHCB Upgrade workshop: MUON power, electronics, cable Muon upgrade in a nutshell.

TF Joint Voltage Drop Instrumentation Robert Marsala (609) Hans Schneider (609) Engineering Operations August 7, 2003 TF_JOINT_Final_Design_Review.ppt.

Low Voltage Power Requirement of TOF FEEs. Maximum tray. Low Noise:  Periodic and Random Distortion (PARD) < few mV RMS Floating.

SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.

Ageing … Eric Kajfasz (CPPMarseille) D0 Workshop, Beaune, June 17, 2003 DØSMT.

Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.

FEE LVPS 1. INTRODUCTION This section describes the Low Voltage Power Supplies (LVPS) for the TPC FEEs and RDOs. Plans currently call for all of the old.

Figure 1: ICD Single Channel Block Diagram Schematic PMT High Voltage Supply (see Figure 4 & 4a) LED Pulser PMT Calibration (see Figure 6) ICD Scintillator.

Online Calibration of the D0 Vertex Detector Initialization Procedure and Database Usage Harald Fox D0 Experiment Northwestern University.

Thomas Jefferson National Accelerator Facility Page 1 Hall B Drift Chambers Review, March 2007 George Jacobs Jefferson Lab Hall B 12 GeV Upgrade Drift.

January 22, 1999SciFi L1 Trigger Review 1 Analog Hardware Front-end Board (CTT_FE) –Transmit (and split) the VLPC signal to the Multi-chip Modules –Discriminate.

Mapping for Silicon Run IIb L. Bagby, A. Nomerotski, E. von Toerne December 2002

D0 Workshop Bagby, Foglesong John Foglesong Run 2B SMT Low Voltage Power The present location of the SMT DC power supply units creates a problem.

Bagby, Foglesong General Silicon Meeting Run IIb LVPS Status  Design Goals  Key Issues  System Diagrams  Prototype – 1%  Plans.

11 SSD Power and Cooling on the Cone STAR Integration Workshop Howard Matis May 16, 2008 STAR Integration Workshop Howard Matis May 16, 2008.

W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.

Ronald Lipton PMG June Layer 0 Status 48 modules, 96 SVX4 readout chips 6-fold symmetry 8 module types different in sensor and analog cable length.

R. Lipton, Director’s Installation Review Oct 25, 2005 Layer 0 Preparations Layer 0 assembly was completed Aug 1 The overall quality of the detector is.

Progress Completed Order/Fabricate SS Piping for HBD Purge gas from all detectors DAQ tests Prep. for Shutdown work (open doors, move carriages, etc. Pave.

BKLM RPC Signal & Ground Schematic Gerard Visser, Indiana University (for the barrel KLM team) 10th B2GM, 11/2011 magnet structure GND 7mm FOAM 3mm GLASS.

CARDIAC meeting – 30 Sept 05 M3R3-M5R3-M5R4 FEE status.

Pixel Endcap Power Distribution Phase 1 Upgrade Plans Fermilab, University of Mississippi, University of Iowa Lalith Perera University of Mississippi CMS.

25/9/2006Dmitri Tsybychev Stony Brook1 Vertex 2006 Perugia, Italy September 24-29, 2006 DØ Silicon Detector and Experience at Tevatron D. Tsybychev (Stony.

Twisted Pair Cable A.Nomerotski 12/12/02  Dense assembly (OD 5-7 mm) with u Twisted pairs : total 21; 44-pin mm dual row Omnetics connector s differential.

HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.

Beam Line BPM Filter Module Nathan Eddy May 31, 2005.

A.Nomerotski,2/3/ Layer0 Status Andrei Nomerotski 2/3/2005 Outline  Introduction  Module Production  Assembly of Layer0  Electronics  System.

Director’s Review of RunIIb Dzero Upgrade Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage u High.

18 December 2007 ATF Damping Ring BPM System Upgrade Joe Frisch, Justin May, Doug McCormick, Janice Nelson, Tonee Smith, Mark Woodley (SLAC) Charlie Briegel,

Electronics: Junction Cards, Adapter Card, Purple Card, …. Ron Sidwell, K. Harder, T. Sobering, R. Taylor, E. VonToerne, Kansas State U.

9/18/2003Safety Review Electronics Electronics design LV, HV power supply Fusing Heat.

12/17/01 Ron Sidwell 1 Run2b Datapath 17 Dec Update Bill Reay, Ron Sidwell, Noel Stanton, Russell Taylor, Kansas State University.

8/31/05DR Lynch1 HBD Preparations in the IR Don Lynch.

12/10/01 - Cecilia Gerber UIC Slide 1 Testing Card specifications l Will be used in the Run2b SASEQ-based test stands  needed. Build 75, two.

STAR Pixel Detector readout prototyping status. LBNL-IPHC-06/ LG22 Talk Outline Quick review of requirements and system design Status at last meeting.

PHENIX Safety Review Overview of the PHENIX Hadron Blind Detector Craig Woody BNL September 15, 2005.

D0 PMG February 15, 2001 PMG Agenda February 15, 2001  Overview (Weerts) u Detector status u Reportable milestones u Summary  Operations Organization.

ATF DR BPM Upgrade Janice Nelson, Doug McCormick, Justin May, Andrei Seryi, Tonee Smith, Mark Woodley.

1 HBD Commissioning Itzhak Tserruya DC meeting, BNL December 13, 2006 Progress from October 3 to November 28, 2006.

Ron Sidwell 1 L0 Datapath Ron Sidwell, Noel Stanton, Russ Taylor The Kansas State University.

1 (Gerard Visser – STAR Integration Meeting 5/16/2008) STAR Forward GEM Tracker Readout/DAQ Integration G. Visser Indiana University Cyclotron Facility.

E Ethernet C CAN bus P Profibus HV HV cables LV LV cables (+busbar) S Serial (RS232) Signal cable Other/Unknown Liquid or Gas Cable and/or Bus PCI-XYZ.

TRIPLEGEM and VFATs at The Test Beam Area TRIPLEGEM and VFATs at The Test Beam Area N. Turini……reporter Eraldo Oliveri! Eraldo Oliveri main worker! N.

Electronics Infrastructure Linda Bagby December 8-9, 2011.

Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.

HF ROBOX PRR3 Apr 2003E. Hazen HF Front-End Electronics ● System Description – Overview – PMT Board, ROBOX, Patch Panel – Signal Cable, Front-end boards.

Noise & Grounding Andrei Nomerotski (U.Oxford) 17 July 2007.

TOF Low Voltage and High Voltage Systems Vahe Ghazikhanian UCLA Department of Physics and Astronomy V. Ghazikhanian July 21, 2005.

LKr status R. Fantechi.

Calorimeter Mu2e Development electronics Front-end Review

Injectors BLM system: PS Ring installation at EYETS

T1 Electronic status Conclusions Electronics Cards:

GlueX Electronics Review Jefferson Lab July 23-24, 2003

Pierluigi Paolucci - I.N.F.N. Naples

Overview of T1 detector T1 is composed by 2 arms

BESIII EMC electronics

RPC Front End Electronics

Report on ATF2 Third Project Meeting ATF2 Magnet Movers ATF2 Q-BPM Electronics Is SLAC ILC Instrumentation Group a good name?

RPC Electronics Overall system diagram Current status At detector

Presentation transcript:

L0 Technical Readiness Review-Electronics Installation Linda Bagby L0 Electronics Installation  System Electronics Overview u Low Voltage s Filter design u High Voltage u RTD-Carbon Fiber Temperature Monitoring s Filter design u Readout  Prep Work Summary

L0 Technical Readiness Review-Electronics Installation Linda Bagby System Electronics  The L0 Upgrade electronics consist of 4 systems. u Isolated Low Voltage Power Supply s Wiener PS-Filter-Fuse Panel-PS Interlock-CAN bus interface u High Voltage Power Supply s HV crate-Fanout Chassis (2 units) u RTD Temperature Monitoring s RTD-Flex-Filter-32AWG-26AWG-Controller u Readout s Junction Card-Twisted pair cable-Adapter Card

L0 Technical Readiness Review-Electronics Installation Linda Bagby Isolated Low Voltage System

L0 Technical Readiness Review-Electronics Installation Linda Bagby Components installed  Installed and Tested u 2 Fuse Panels u East and West Side Collision Hall  Installed and Tested u Wiener Power Supply u Safety Interlock DAB

L0 Technical Readiness Review-Electronics Installation Linda Bagby LV Power Supply Filter  Sigma*10 noise ~ 5-7 ADC counts.  5 turns on ferrite core of power cable reduced noise to cts.  Filter design in progress-need to shield from magnetic field.  Shielding box (filter) will be mounted under fuse panel in cathedral area. counts channel

L0 Technical Readiness Review-Electronics Installation Linda Bagby Filter plans  Design prototype to test at SiDet  2 quadrants per chassis

L0 Technical Readiness Review-Electronics Installation Linda Bagby  Prep work remaining u Design and test filter u Operating parameters in EPICS database u Test CAN bus interface via GUI in Control Room  Work remaining in Collision Hall (3 days) u Install filter in cathedral u Cable Plant s 12 twisted pair 10AWG cables –fuse panel  filter –filter  gauge change panels on horseshoe s 12 twisted pair 22AWG cables –gauge change panels  AC. LV PS work remaining

L0 Technical Readiness Review-Electronics Installation Linda Bagby High Voltage System  1st crate (L0) with 48 pods and power supply tested and installed in the 100% test stand at SiDet. u Pods modified to accommodate lower current.  2 nd 48 pod crate (SMT) load tested and ready for installation.  Prep work: u Order HV cables.  Work remaining in MCH (2-3 days): u Install 2 HV crates-1 st from SiDet, 2 nd in house. u Install 2 Fanout chassis. u Install 48 SHV cables from pods to Fanout chassis. u Remapping of Inner H-disk channels. u Redistribute fanout for additional 48 channels.  Work remaining in Collision Hall: u None

L0 Technical Readiness Review-Electronics Installation Linda Bagby RTD system  Monitors carbon fiber structure temperature.  Testing at SiDet has uncovered noise coupling into the readout from RTD flex circuits.  32 AWG cable shielding tied to isolated ground at AC removed noise conductor Hirose L0 Isolated GND 36 conductor x8

L0 Technical Readiness Review-Electronics Installation Linda Bagby Filter SPICE Model FILTERRTD Controller

L0 Technical Readiness Review-Electronics Installation Linda Bagby Filter Response  Model illustrates >60dB attenuation.  Rs need to be tweaked to accommidate Controller capability.  Studies underway to determine maximum lead R.  Ready to layout prototype board. 1KHz 5mV 40mV -60dB -74dB

L0 Technical Readiness Review-Electronics Installation Linda Bagby RTD System  Prep work u Design, test, and manufacture filter card-shielding scheme. s How much lead resistance can Controller tolerate? –Latest studies show the Controller can handle 3K Ohm per lead. Channel variations are linear and can be calibrated out as was done with the current SMT. s Will just a filter work, a cable shield, or a combination of both? –Filter:Cs need a connection to detector ground in the vicinity of the junction card ring. Not clear how this connection will be made.(Perhaps 34  26AWG card is easier place to put filter.) –Shield:Requires a connection to L0 isolated ground. This can be done at the horseshoe but need to be careful..returns are quadrant specific due to LV distribution scheme. Leads to another issue—34  26AWG boards. Current design has one per end. Will probably have to go to two due to location of isolated gnd connection points.This translates into installing 2 cables from the gap to Controller electronics.

L0 Technical Readiness Review-Electronics Installation Linda Bagby RTD System  Work remaining in Collision Hall u Connect RTD flex circuits to filter cards (Hirose). u Install 2 (probably 4) 32  26 AWG boards on horseshoe. u Connect 32 AWG cables. u Install Controller cable from horseshoe to Controller rack on platform.

L0 Technical Readiness Review-Electronics Installation Linda Bagby Readout-Junction Card Junction Card and Twisted pair cable 6 per ring — 12 per end Junction Card Mounting Ring 2 rings per end

L0 Technical Readiness Review-Electronics Installation Linda Bagby Readout-Junction Card  Work in Collision Hall u Connect digital jumper cable from detector to Junction card. u Mount junction card. u Test channel, complete first tier ring of 6 on each end. u Install second tier mounting ring. u Mount remaining 6 junction cards, test.

L0 Technical Readiness Review-Electronics Installation Linda Bagby Readout-Adapter Card  Work in Collision Hall u Remove 24 old ACs and standoffs. u Install 12 new ACs and mounts – 3 per quadrant. u Route 48 twisted pair cables from junction cards to ACs. u Connect cables: twisted pair (4/cd), power(4/cd), clock (16/cd), 80 conductor (2/cd). u Test L0 DAQ channel (2/card). Adapter Card Installed on Horseshoe

L0 Technical Readiness Review-Electronics Installation Linda Bagby Horseshoe Positions  Positions for the temperature monitoring gauge change panels, LV gauge change panels, and Adapter Cards were determined based on the existing DAQ cable map.  Every effort has been made to minimize the number of cable moves required to integrate L0 into the current system.  Since the Outer and Inner H-disk low mass cables are combined on one old AC, it is necessary to move half of the Inner H-disk low mass cables (48). The open channels will be used for L0.

L0 Technical Readiness Review-Electronics Installation Linda Bagby Sector 1 Low Mass Moves Open Positions for Sector 1 44B2 to 35C1 44, 45, 46, 52 45C2 to 36B1 46C2 to 36C1 52C2 to 43C1 Sector 2 Low Mass MovesOpen Positions for Sector 2 29B2 to 22C1 29, 30, 31, 37 30C2 to 23B1 31C2 to 23C1 37C2 to 28C1 Sector 6 Low Mass MovesOpen Positions for Sector 6 57C2 to 50C1 57, 58, 59, 65 58C2 to 51B1 59C2 to 51C1 65C2 to 56C1 NorthEast S1: 45,46 S2: 30,31 S6: 57,58 LV AWG  AC RTD board position dependant on filter design

L0 Technical Readiness Review-Electronics Installation Linda Bagby Sector 3 Low Mass Moves Open Positions for Sector 3 16C2 to 09C1 16, 17, 18, 24 17C2 to 10B1 18C2 to 10C1 L0 Prototype in 16, 17 24C2 to 15C1 Sector 4 Low Mass MovesOpen Positions for Sector 4 02C2 to 11C1 02, 03, 04, 05 03C2 to 76C1 04C2 to 77B1 05B2 to 77C1 Sector 5 Low Mass MovesOpen Positions for Sector 5 70C2 to 63C1 70, 71, 72, 78 71C2 to 64B1 72C2 to 64C1 78C2 to 69C1 NorthWest S3: 16,17 S4: 02,03 S5: 70,71 AC LV AWG 

L0 Technical Readiness Review-Electronics Installation Linda Bagby Sector 3 Low Mass Moves Open Positions for Sector 3 36C2 to 28C1 36, 37, 38, 46 37C2 to 29C1 38C2 to 30C1 46C2 to 35C1 Sector 4 Low Mass MovesOpen Positions for Sector 4 51C2 to 43C1 51, 52, 53, 59 52C2 to 44C1 53C2 to 45C1 59C2 to 50C1 Sector 5 Low Mass MovesOpen Positions for Sector 5 64C2 to 56C1 64, 65, 66, 72 65C2 to 57C1 66C2 to 58C1 72C2 to 63C1 SouthWest S3: 36,37 S4: 51,52 S5: 64,65 LV AWG  AC

L0 Technical Readiness Review-Electronics Installation Linda Bagby SouthEast S1: 10,11 S2: 23,24 S6: 76,77 AC LV AWG  Sector 1 Low Mass Moves Open Positions for Sector 1 10C2 to 02C1 10, 11, 12, 18 11C2 to 03C1 12C2 to 04C1 18C2 to 09C1 Sector 2 Low Mass MovesOpen Positions for Sector 2 23C2 to 15C1 23, 24, 25, 31 24C2 to 16C1 25C2 to 17C1 31C2 to 22C1 Sector 6 Low Mass MovesOpen Positions for Sector 6 76C2 to 05C1 76, 77, 78, 79 77C2 to 69C1 78C2 to 70C1 79C2 to 71C1

L0 Technical Readiness Review-Electronics Installation Linda Bagby SE_1 Mapping IB Sequencer VRB

L0 Technical Readiness Review-Electronics Installation Linda Bagby SEQ fibers  Layer Zero utilizes VRB slots previously used by H-disks.  H-disks were not used in the STT trigger.  To integrate Layer Zero into the trigger, SEQ fibers need to be moved from the associated VRB crates to the splitters mounted on the wall in MCH2.  Work in MCH2 u Reroute 2 fibers/VRB crate (24 total) to splitter. u Install 2 fibers/splitter to VRB crates.

L0 Technical Readiness Review-Electronics Installation Linda Bagby Prep Work Summary  LV system u Design and test filter.  HV system u Install 1 crate, order SHV cable.  RTD system u Design and test filter-shield.  Readout u SEQ-splitter fiber plant.