Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers.

Slides:



Advertisements
Similar presentations
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Advertisements

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
DH2T 34 Computer Architecture 1 LO2 Lesson Two CPU and Buses.
1 Tutorial: ITI1100 Dewan Tanvir Ahmed SITE, UofO.
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Module 7 Hardware. Introduction Switches are the basic blocks of computer hardware. We build increasingly complex hardware from these simple switches.
The Logic Machine We looked at programming at the high level and at the low level. The question now is: How can a physical computer be built to run a program?
1 Sec (2.1) Computer Architectures. 2 For temporary storage of information, the CPU contains cells, or registers, that are conceptually similar to main.
Computing Components 01/26/11. Announcements & Reminders Programs 1 due Friday, 9/2/11 What is my late policy? Proxy Codes for Labs  You should be able.
CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
Combinatorial Logic Design Process. Example: Three 1s pattern detector Detect whether a pattern of at least three adjacent 1s occurs anywhere in an 8-bit.
Faculty of Computer Science © 2006 CMPUT 229 Digital Logic From Switches to Memories.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
 Combinational circuit that selects binary information from one of many input lines and directs information to a single output line.
Computer Science 210 Computer Organization The Arithmetic Logic Unit.
1 CSE 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
Outline Decoder Encoder Mux. Decoder Accepts a value and decodes it Output corresponds to value of n inputs Consists of: Inputs (n) Outputs (2 n, numbered.
Learning Outcome By the end of this chapter, students are expected to understand a few elementary components in digital system Decoder Multiplexer Demultiplexer.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
Computer Science 210 Computer Organization The von Neumann Architecture.
Computer Organization & Programming Chapter4 Combinatorial Components.
Digital Logic Structures MOS transistors logic gates functional units of a computer.
Digital Logic Problems (II) Prof. Sin-Min Lee Department of Mathematics and Computer Science.
PHY 201 (Blum) 1 Multiplexing and Demultiplexing In some sense, Multiplexing and Demultiplexing is just a special case of the truth tables we have been.
Digital Logic Structures: Chapter 3 COMP 2610 Dr. James Money COMP
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
Computer Science 101 Computer Systems Organization.
Computer Science 101 Computer Systems Organization ALU, Control Unit, Instruction Set.
PHY 202 (Blum)1 Combinations of Resistors Series, Parallel.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
TEAM FRONT END ECEN 4243 Digital Computer Design.
Outline MSI Parts as a Decoder Multiplexer Three State Buffer MSI Parts as a Multiplexer Realization of Switching Functions Using Multiplexers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Simple ALU How to perform this C language integer operation in the computer C=A+B; ? The arithmetic/logic unit (ALU) of a processor performs integer arithmetic.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
3.13 How many output lines will a five-input decoder have?
Chapter4: Combinational Logic Part 4 Originally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Multiplexer.
1 3 Computing System Fundamentals 3.2 Computer Architecture.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Computer Science 210 Computer Organization
ECE 3130 Digital Electronics and Design
Multiplexer.
Computer Science 210 Computer Organization
More Devices: Control (Making Choices)
Computer Science 210 Computer Organization
Combinational Logic Circuits
The Multiplexer Multi what?
Dr. Clincy Professor of CS
Computer Science 210 Computer Organization
The Processor and Machine Language
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Computer Science 210 Computer Organization
Computer Science 210 Computer Organization
HALF ADDER FULL ADDER Half Subtractor.
Enemies make you stronger, allies make you weaker. Frank Herbert
Dr. Clincy Professor of CS
Multiplexers Anindya IE CSE.
Tri-state buffer A circuit which allows an input to go to output when desired Otherwise it behaves as if “nothing” is connected to the wire An equivalent.
Combinational Circuits
Digital System Design Combinational Logic
Review: The whole processor
Arithmetic Circuits.
 Is a machine that is able to take information (input), do some work on (process), and to make new information (output) COMPUTER.
Computer Architecture
Presentation transcript:

Computer Science 210 Computer Organization Control Circuits Decoders and Multiplexers

Control Circuits Control circuits are special circuits that are used to control other circuit components. – Enable or disable components. – Select one of many components. – Determine which operation is performed. Two types we’ll study now: – Decoders – Multiplexors

Decoder N input lines 2 N output lines Each setting of the input lines “selects” one of the output lines to be 1 with the other output lines being 0.

Decoder O 0 : _ _ I 1 I 0 O 1 : _ I 1 I 0 O 2 : _ I 1 I 0 O 3 : I 1 I 0 I1I1 I0I0 O0O0 O1O1 O3O3 O2O2

Some uses of decoders The inputs could be bits of a memory address, and the decoder could select the memory cell to activate. The inputs could be bits in an instruction telling what type of operation is to be performed, and the decoder could activate the appropriate machine components.

Multiplexer (Mux) 2 N input lines N control lines 1 output line The control lines “select” which of the input lines is “passed on” to the output.

Construction of 4-input Mux 1. Decoder with controls as inputs C1 C0

2. Add an input to each AND gate C1 C0 I0 I1 I2 I3 O0 O1 O2 O3

3. Send outputs to an OR gate. C1 C0 I0 I1 I2 I3 O

Some uses of multiplexers Select which of several computers connected to single printer can print. Decide which of several completed operations should be sent to the output.