Presentation is loading. Please wait.

Presentation is loading. Please wait.

CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

Published by Modified over 8 years ago

Similar presentations

Presentation on theme: "CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,"— Presentation transcript:

1 CS 140 Lecture 12 Professor CK Cheng 11/07/02

2 Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder, Encoder, Mux, DeMux Operation: Addition, Multiplication, Shift P1 Memory Mux, 8 mem module in the bank P2 Pk Demux Decoder Mux Data Address

3 1. Decoder 0 y0y1y7y0y1y7 I0I0 I1I1 I2I2 1 2 0123456701234567 EN (enable) n inputs 2 n outputs If En = 1 y i = 0 if (I 2, I 1, I 0 ) = i y i = 1 if (I 2, I 1, I 0 ) = i Else y i = 0 for all i. n - 2 n decoder....

4 Logic Diagram y0y0 I2’I2’ I1’I1’ I0’I0’ y1y1 I2I2 I1’I1’ I0’I0’ En y7y7 I2I2 I1I1 I0I0.... y 0 = 1 if (I 2, I 1, I 0 ) = (0,0,0) & EN = 1 y i = I 0 ’I 1 ’I 2 ’EN

5 Application: Decoder and OR as a universal set. Implement: f 1 (a,b,c) =  m (1,2,4) f 2 (a,b,c) =  m (2,3) f 3 (a,b,c) =  m (0,5,6) with a 3 –input decoder and OR gates. I0I0 y0y1..y7y0y1..y7 c b a I1I1 I2I2 0123456701234567 Eny1y1 y2y2 y3y3 f1f1 y2y2 y3y3 f2f2 y0y0 y7y7 f3f3 y5y5

6 Tree of decoders Implement a 4-2 4 decoder with 3-2 3 decoders. I0I0 y0y1y7y0y1y7 I1I1 I2I2 0123456701234567 I0I0 y 8 y 9 y 15 I1I1 I2I2 0123456701234567 d a b c

7 Implement a 6-2 6 decoder with 3-2 3 decoders. En D0D0 I 2, I 1, I 0 D1D1 y0y0 y7y7 y8y8 y 15 D7D7 y 56 y 63 En I 2, I 1, I 0 I 5, I 4, I 3

8 1. Encoder y n-1 En A I 2 n -1 8 inputs 3 outputs y0y0 y1y1 y2y2 0123456701234567 En At most one I i = 1. (y n-1,.., y 0 ) = i if I i = 1 &  n = 1 0 otherwise. A = 1 if En = 1 and i s.t. I i = 1 0 otherwise. Description: A I0I0 I7I7 012012

9 Logic Diagram En I1I1 I3I3 I5I5 I7I7 y0y0 I2I2 I3I3 I6I6 I7I7 y1y1

10 I0I0 I1I1 I6I6 I7I7 y2y2 I0I0 I1I1 I6I6 I7I7 A..

11 Priority Encoder Input (I 2 n -1,…, I 0 ) Output (y n-1,…,, y 0 ) (y n-1,…,, y 0 ) = i if I i = 1 & En = 1 & I k = 0 k > i. V Eo = 1 if En = 1 & I i = 0 i, Gs = 1 if En = 1 & i s.t. I i = 1. V E (Gs is like A, and Eo tells us if enable is true or not). 0123456701234567 En EoGs I0I0 I7I7 y0y0 y1y1 y2y2 012012

12 Implement a 32-input priority encoder w/ 8 input priority encoders (high bit priority). y 32, y 31, y 30 I 31-24 Eo Gs y 22, y 21, y 20 I 25-16 Eo Gs y 12, y 11, y 10 I 15-8 Eo Gs y 02, y 01, y 00 I 7-0 Eo Gs En

Download ppt "CS 140 Lecture 12 Professor CK Cheng 11/07/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,"

Similar presentations

5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.

5.5 Encoders A encoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Modular Combinational Logic

Modular Combinational Logic
Documentation Standards

Documentation Standards
Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,

Multiplexer. A multiplexer (MUX) is a device which selects one of many inputs to a single output. The selection is done by using an input address. Hence,
Decoders/DeMUXs CS370 – Spring 2003. Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.

1 CS 140 Lecture 12 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego.
CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,

CS 140 Lecture 11 Professor CK Cheng 5/09/02. Part III - Standard Modules Decoder, Encoder, Mux, DeMux, Shifter, Adder, Multiplexer Interconnect: Decoder,
CS 140L Lecture 7 Professor CK Cheng 5/13/02. Announcements  State Assignment: Chapters 7.4.3, 7.7.3, 7.74 3 kinds of coding: 1) Binary – [ log 2 n ]

CS 140L Lecture 7 Professor CK Cheng 5/13/02. Announcements  State Assignment: Chapters 7.4.3, 7.7.3, kinds of coding: 1) Binary – [ log 2 n ]
CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.

CS 140 Lecture 13 Combinational Standard Modules Professor CK Cheng CSE Dept. UC San Diego 1.
1 Designing with MSI Documentation Standards  Block diagrams first step in hierarchical design  Schematic diagrams  Timing diagrams  Circuit descriptions.

1 Designing with MSI Documentation Standards  Block diagrams first step in hierarchical design  Schematic diagrams  Timing diagrams  Circuit descriptions.
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.

CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.

Lecture 1: Introduction to Digital Logic Design CK Cheng Tuesday 4/1/02.
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.

1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.

Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.

Multiplexer MUX. 2 Multiplexer Multiplexer (Selector)  2 n data inputs,  n control inputs,  1 output  Used to connect 2 n points to a single point.
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.

EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.

CSE 140 Lecture 15 System Designs Professor CK Cheng CSE Dept. UC San Diego 1.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Combinational Circuits

Combinational Circuits
ECE2030 Introduction to Computer Engineering Lecture 10: Building Blocks for Combinational Logic (1) Timing Diagram, Mux/DeMux Prof. Hsien-Hsin Sean Lee.

ECE2030 Introduction to Computer Engineering Lecture 10: Building Blocks for Combinational Logic (1) Timing Diagram, Mux/DeMux Prof. Hsien-Hsin Sean Lee.

Similar presentations

Ads by Google