Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Microscale Device Fabrication: Electrochemical Deposition (EMD) of Metals By Mahmoud Hayat and Cerise McLaren.
FABRICATION PROCESSES
Structure -MATTER.
Process Flow : Overhead and Cross Section Views ( Diagrams courtesy of Mr. Bryant Colwill ) Grey=Si, Blue=Silicon Dioxide, Red=Photoresist, Purple= Phosphorus.
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Advanced Manufacturing Choices
ÇANKAYA UNIVERSITY FOREIGN LANGUAGES UNIT ACS 206 ME UNIT 24 – WEEK 12 MACHINING 2.
Lithography – Basic Concept
Photolithography. Outline Motivation History  Photolithography Methods and Theories  Preparation and Priming  Spin-Coating  Photoresists  Soft-baking.
John D. Williams, Wanjun Wang Dept. of Mechanical Engineering Louisiana State University 2508 CEBA Baton Rouge, LA Producing Ultra High Aspect Ratio.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
One Way Circuits Limited Printed Circuit Board Manufacturer A Guide To Manufacturing Multilayer PCBs Use Left and Right Cursor keys to navigate ESC to.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
How a chip is made November 15, 2011.
Selective Etching Using Argon Plasma By: C. Joseph Lust Advisor: Prof. Kvam.
Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition tool.
1 N/P-Channel MOSFET Fabrication By Assoc. Prof Dr. Uda Hashim School of Microelectronic Enginnering KUKUM FOX N-Well Arsenic Implant LDD As+ S/D Implant.
Photopolymers and Photoresists for Electronic
The Deposition Process
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
By Brandan Shelley.  With photolithography you start with a silicon disk. The silicon disk or wafer is first cleaned of any particles or imperfections.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Micro-fabrication.
CS/EE 6710 CMOS Processing. N-type Transistor + - i electrons Vds +Vgs S G D.
How Chips Are Made? May 21 st, Agenda Introduction How Chips are made? How Transistors are made? How Chips are made? Question and Answers.
Fabrication of Active Matrix (STEM) Detectors
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Optimization of Plasma Barrel Etching for Microprocessors By Acacia Caraballo and Paul Filichkin.
 Ion – atom or group of atoms that has an electric charge  Ionic bonds form when atoms gain or lose electrons.  When an atom loses an electron, it.
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
I.C. Technology Processing Course Trinity College Dublin.
Plasma Spray Process Plasma jet can reach very high temperature > 20,000 K Plasma disassociation effect (ionization) is important to enhance heat transfer.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
Sand. Made up of 25 percent silicon, is, after oxygen, the second most abundant chemical element that's in the earth's crust. Sand, especially quartz,
Fabrication Technology(1)
Top Down Manufacturing
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
(2.2) The Periodic Table (p )
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
LITHOGRAPHY IN THE TOP-DOWN PROCESS - BASICS
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
CMOS FABRICATION.
Chemical Reactions & Electricity
Voltage & Current. Overview ● Atoms / Electrostatic Force ● Voltage / Electromotive Force ● Current ● Conductors and Insulators.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Definition History Fabrication process Advantages Disadvantages Applications.
IC Manufactured Done by: Engineer Ahmad Haitham.
Wisconsin Center for Applied Microelectronics
Chapter 25 Section 2.
Photolithography Photolithography is the transfer of patterns, circuits, device structures, etc. to a substrate or wafer using light and a mask.
Integrated Circuits.
EE 3311/7312 MOSFET Fabrication
Lithography.
Manufacturing Process I
Temperature Sensors on Flexible Substrates
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
MEMS 설계제작 Project Method of Wafer patterning.
Cells and Batteries.
Manufacturing Process I
LITHOGRAPHY Lithography is the process of imprinting a geometric pattern from a mask onto a thin layer of material called a resist which is a radiation.
Laboratory: A Typical Lithography Process
Manufacturing Process I
Photolithography.
Presentation transcript:

Microprocessor Production: The Use of a Plasma Barrel Etcher to Make Microchips Mentor: Erik Muehlenkamp Advisor: Dr. Chih-Hung Chang Done by Sarah Bronner and Vinu Lakkur

Acknowledgement- Partial support for this work was provided by the Intel Faculty Fellowship and National Science Foundation’s course, Curriculum and Laboratory Improvement Program under grant DUE

Procedure Clean wafer with solvents Dry with Nitrogen Soft bake Spin to coat with photo resist Soft bake Expose mask with UV light Develop pattern Hard bake Weigh and record weight Put in etcher and change variables such as spacing, etch time, power, and oxygen flow Record final weight

Problems What effect does wafer spacing have on mass loss of a wafer in the etcher? How does this weight loss progress as the time the wafer is left in the etcher is increased? How does the power level and oxygen flow affect the weight loss?

The Etcher... The etcher produces a plasma that cleans off excess photo resist from the wafer. A plasma is a highly energized ionized gas, which is a source of monatomic oxygen. The inside of the etcher has an extremely low pressure and a relatively low temperature, which allows it to use radio energy to create the monatomic oxygen. When the oxygen comes into contact with the photo resist on the wafer surface, it combusts away and the wafer loses mass.

The Mask... A mask contains layout information for where the circuitry lines are going to be on the wafer. This pattern is made by exposing the wafer which is covered with photo resist to UV light. Photo resist is a polymer that chemically changes by being exposed to light. The mask covers the wafer and determines which parts are exposed, so that the pattern can be defined on the wafer.

The Importance of Silicon Wafers Silicon is used to make wafers because it is a metalloid; silicon has qualities of both metals and nonmetals. This means that when silicon is doped with other elements, it can either have a positive or negative charge. Silicon wafers are very important in the manufacturing of electronic devices, particularly integrated circuits.

Conclusions Our data is too inconclusive to determine what effects the wafer spacing, oxygen flow, power and time in the etcher have on weight loss. Our data could have been improved if we had washed the developer off of the wafers. Because the effect of noise on the scale may be approximately the same degree as the change in weight that the wafer experiences in the etcher, experimental error is great. If we had consistently used wafer tongs, the wafer would not have gained additional weight due to finger prints.