- Funcational Verification with Modelsim 1 Interfacing Customized Components with Avalon Interconnect (II) Gang Chen.

Slides:

Advertisements

Similar presentations

VHDL Design of Multifunctional RISC Processor on FPGA

Advertisements

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

1 of 24 The new way for FPGA & ASIC development © GE-Research.

Sumitha Ajith Saicharan Bandarupalli Mahesh Borgaonkar.

Programmable Interval Timer

EELE 367 – Logic Design Module 2 – Modern Digital Design Flow Agenda 1.History of Digital Design Approach 2.HDLs 3.Design Abstraction 4.Modern Design Steps.

Motor Control Lab Using Altera Nano FPGA

Chapter 10 – Digital System Projects Using HDL Copyright © 2011, 2007, 2004, 2001, 1998 by Pearson Education, Inc. Upper Saddle River, New Jersey

Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.

Aug. 24, 2007ELEC 5200/6200 Project1 Computer Design Project ELEC 5200/6200-Computer Architecture and Design Fall 2007 Vishwani D. Agrawal James J.Danaher.

02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

ECE Synthesis & Verification1 ECE 667 Spring 2011 Synthesis and Verification of Digital Systems Verification Introduction.

Configurable System-on-Chip: Xilinx EDK

Chapter 7 Design Implementation (II)

1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

1 Chapter 7 Design Implementation. 2 Overview 3 Main Steps of an FPGA Design ’ s Implementation Design architecture Defining the structure, interface.

© 2011 Xilinx, Inc. All Rights Reserved This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Programmable Logic- How do they do that? 1/16/2015 Warren Miller Class 5: Software Tools and More 1.

Students: Oleg Korenev Eugene Reznik Supervisor: Rolf Hilgendorf

Lab 2: Capturing and Displaying Digital Image

26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.

Guest Lecture by Ben Magstadt CprE 281: Digital Logic.

VERIFICATION OF I2C INTERFACE USING SPECMAN ELITE By H. Mugil Vannan Experts Mr. Rahul Hakhoo, Section Manager, CMG-MCD Mr. Umesh Srivastva, Project Leader.

Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.

ISE. Tatjana Petrovic 249/982/22 ISE software tools ISE is Xilinx software design tools that concentrate on delivering you the most productivity available.

COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

GBT Interface Card for a Linux Computer Carson Teale 1.

System Arch 2008 (Fire Tom Wada) /10/9 Field Programmable Gate Array.

Comments on Lab #4 Annotating Timing Diagrams Draw viewer’s attention to the points you are trying to show / verify –Important output states glitch or.

© 2003 Xilinx, Inc. All Rights Reserved For Academic Use Only Xilinx Design Flow FPGA Design Flow Workshop.

DSP Builder v5.1.0 October 2005.

© 2005 Altera Corporation SOPC Builder: a Design Tool for Rapid System Prototyping on FPGAs Kerry Veenstra Workshop on Architecture Research using FPGA.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

Stanford µSequencer December Motivation Control, initialization, and constant maintenance of Avalon peripherals –Perfectly deterministic Microprocessor.

Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.

NIOS II Ethernet Communication Final Presentation

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

This material exempt per Department of Commerce license exception TSU Xilinx Tool Flow.

Part A Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.

CascadedBCDCntr&Display Aim : Capture, simulate and implement a 2-digit, loadable BCD up/down counter, with chip enable I/P (CE) and chip enable O/P (CEO).

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Final Presentation Implementation of DSP Algorithm on SoC Student : Einat Tevel Supervisor : Isaschar Walter Accompanying engineer : Emilia Burlak The.

Lopamudra Kundu Reg. No. : of Roll No.:- 91/RPE/ Koushik Basak

Water Flow GROUP A. Analogue input voltage results: Motor Input voltage( V) pin 12 Analogue input voltage (V) Display number

DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:

Teaching Digital Logic courses with Altera Technology

AppliedVHDLV1 Aim: Capture, simulate, implement appliedVHDLV1 System Supports GUI r/w access from/to FPGA CSR block This document contains: EE427 submission.

What’s New in Xilinx Ready-to-use solutions. Key New Features of the Foundation Series 1.5/1.5i Release  New device support  Integrated design environment.

CprE 281: Verilog Tutorial Ben Magstadt – Master’s Student Electrical Engineering.

Netherlands Institute for Radio Astronomy 1 CSP SKA-low correlator meeting, Dwingeloo, 24 – 27 November 2014 RadioNET3 WP8 RadioHDL: FPGA Firmware Development.

1 of 24 The new way for FPGA & ASIC development © GE-Research.

DspBlk Aim: Capture and simulate dspBlk element ISE Project : appliedVHDL.ise provides access to all constituent files This document contains: EE427 submission.

Programmable Logic Devices

ATLAS Pre-Production ROD Status SCT Version

Prototyping SoC-based Gate Drive Logic for Power Convertors by Generating code from Simulink models. Researchers Rounak Siddaiah, Graduate Student-University.

Lab 1: Using NIOS II processor for code execution on FPGA

Introduction to Programmable Logic

Digital System Verification

FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM

Getting Started with Programmable Logic

Field Programmable Gate Array

Field Programmable Gate Array

Field Programmable Gate Array

Efficient Communication Between Custom IPs and PS.

VHDL Introduction.

Win with HDL Slide 4 System Level Design

Øyvind Hagen Senior Hardware Developer

Presentation transcript:

- Funcational Verification with Modelsim 1 Interfacing Customized Components with Avalon Interconnect (II) Gang Chen

FPGA Design Flow Overview 2 System Design IO assignment and Analysis RTL Synthesis Place-and-Route Funcational Verification Static Timing Analysis Gate-level Simulation In-system Verification (Sigal Tap Logic Analyzer, In-system Memory Content Editor...)

Peroforming Functional Verification 3 System Module (Veilog HDL or VHDL) Test file Output Wave Graph (1)Coducted before RTL Synthesis (2)To confirm that the design is functioning as intended (3)Performed on a design file available in the Behaviorial Simulation view Input Output Check Behavior Could be simple wave graph or complex system, such as SDRAM (to verify SDRAM controller).

Modelsim Software 4 ModelSim is a powerful simulator that can be used to simulate the behavior and performance of logic circuits. You can get the software from the follwoing link: If you use Altera‘s IP (e.g., FIFO, RAM, etc.) in your system design project, you should add following files into your project. 220model.v and altera_mf.v (You can find them in the path of quartus_install_folder\eda\sim_lib)

Evaluation Example----Measure the speed of the car based on optical encoder 5 Optical encoder is a device that converts motion into a sequence of digital pulse.

6 Optical encoder 6 When the mask in codewheel go through sensor A, one digital pulse is generated. By counting the pulse in one constant time, the rotation speed of motor can be obtained.

Optical encoder 7

Indentifying the rotation direction of the Motor 8 Sender Receiveer Sender Receiveer Sensor A Sensor B Sender Receiveer Sender Receiveer Sensor A Sensor B 90 degree phase gap

9 Make your own encoder----Maskwheel and Photoelectric switch is enough! 9 Photoelectric Switch Maskwheel Your Motor

Designing Your own IP to measure the speed and direction 10 Timer Pulse Counter Clear Signal A Update the count B clk rst Avalon Slave Interface (To NIOS) Function Block Bus Block Here we verify the function block in ths simple example! The source code will be available in our wiki, you can add it directly into nios system. Nios Core

Design your input---Testbench design Assume the period of the pulse (wave A and wave B) wave is 1ms. At first, we generate 50 pulses with turn-right pattern, and followed by 80 pulses with turn-left pattern. The IP mesaure the speed every 10ms (Default Setting). Thus, the speed of pulses should be 10 (turn-right pattern) and -10(turn-left pattern). 11

Run it in Modesim 12 In the beginning, IP can measure the speed as 10. During the sample period which Contains both turn-right and turn-left pattern, the speed should be a value at [-10,10]. When it totally comes to turn-left pattern zone, the speed comes as -10. About how to use modelsim, you can find a tutotial here:

Have Fun! Thanks! 13