11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago.

Slides:



Advertisements
Similar presentations
XFEL C+C HARDWARE : REQUIREMENTS 1) To receive, process and store Timing Signals from TR ( Timing Receiver ) in same crate : - 5 MHz Bunch CLOCK - Bunch.
Advertisements

XFEL 2D Pixel Clock and Control System Train Builder Meeting, MANNHEIM 02 July 2009 Martin Postranecky, Matt Warren, Matthew Wing.
02/06/2014James Leaver Slink Transition Card. 02/06/2014James Leaver Slink Transition Card Simple 6U board: –Provides interface between FED and Slink.
New Corporate Identity Poster Design Department of Physics and Astronomy, University College London Erdem Motuk, Martin Postranecky, Matthew Warren, Matthew.
GlueX Collaboration Meeting June 3-5, GeV Trigger Electronics R. Chris Cuevas 1.Hardware Status  Production Updates 2.DAq and Trigger Testing 
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
L. Greiner1HFT Hardware 09/23/2010 STAR Vertex-6 based PXL RDO board Design concept and items for discussion.
Clock module for TB spring 2012 Uli Schäfer 1 R.Degele, P.Kiese, U.Schäfer, A.Welker Mainz.
M.J. LeVine1STAR HFT meeting, Sept 27-28, 2011 STAR SSD readout upgrade M. LeVine, R. Scheetz -- BNL Ch. Renard, S. Bouvier -- Subatech J. Thomas -- LBNL.
Uli Schäfer 1 Mainz L1Calo upgrade activities news – BLT hardware/firmware status.
July 10, 2008 PHENIX RPC review C.Y. Chi 1 RPC Front End Electronics On chamber discriminator  The strips  The CMS discriminator chips  The discriminator.
Firmware implementation of Integer Array Sorter Characterization presentation Dec, 2010 Elad Barzilay Uri Natanzon Supervisor: Moshe Porian.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
MB, 9/8/041 Introduction to TDC-II and Address Map Mircea Bogdan (UC)
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
PPIB and ODMB Status Report Rice University April 19, 2013.
Status and planning of the CMX Philippe Laurens for the MSU group Level-1 Calorimeter Trigger General Meeting, CERN May 24, 2012.
Trigger Supervisor (TS) J. William Gu Data Acquisition Group 1.TS position in the system 2.First prototype TS 3.TS functions 4.TS test status.
21 January 2003Paul Dauncey - UK Electronics1 UK Electronics Status and Issues Paul Dauncey Imperial College London.
Mircea Bogdan, 5/21/041 Chicago TDC Design and Implementation Mircea Bogdan (UC)
1 Design of Pulsar Board Mircea Bogdan (for Pulsar group) Level 2 Pulsar Mini-Review Wednesday, July 24, 2002.
Electronic System Design GroupInstrumentation DepartmentRob Halsall et al.Rutherford Appleton Laboratory17 October 2001 Clock Distribution Scheme LVDS.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
CaRIBOu Hardware Design and Status
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago March 9, 2015 Production Readiness Review.
June 3, 2005H Themann SUSB Physics & Astronomy 1 Phenix Silicon Pixel FEM S. Abeytunge C. Pancake E. Shafto H. Themann.
Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky : TIM PCB1 ATLA S SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics Martin.
Mircea Bogdan, NSS2007 Oct. 27-Nov.3, 2007 – Honolulu, Hawaii1 Custom 14-Bit, 125MHz ADC/Data Processing Module for the KL Experiment at J-Parc M. Bogdan,
Hall D Online Meeting 27 June 2008 Fast Electronics R. Chris Cuevas Jefferson Lab Experimental Nuclear Physics Division 12 GeV Trigger System Status Update.
SPD Control Board 16th February SPD Control Board (VFE control and SPD multiplicity) VFE’s control (I2C communication: SDA,SCL; clock; reset/trigger.
1 Pulsar Design Mircea Bogdan Level 2 Pulsar - Production Readiness Review Friday, Nov.7, 2003.
Global Trigger H. Bergauer, Ch. Deldicque, J. Erö, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H.
11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 9/18/2015 The University of Chicago.
BEE3 Updates June 13 th, 2007 Chuck Thacker, John Davis Microsoft Research Chen Chang UC Berkeley.
Status and planning of the CMX Wojtek Fedorko for the MSU group TDAQ Week, CERN April , 2012.
ATLAS Trigger / current L1Calo Uli Schäfer 1 Jet/Energy module calo µ CTP L1.
TALK, LKr readout and the rest… R. Fantechi, G. Lamanna 15/12/2010.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
Monday December DESY1 GDCC news Franck GASTALDI.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
CSC ME1/1 Patch Panel Interconnect Board (PPIB) Mikhail Matveev Rice University February 27, 2013.
SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
Laboratoire de l’Accélérateur Linéaire (IN2P3-CNRS) Orsay, France Olivier Duarte December th 2009 LHCb upgrade meeting Tests Front-end Status  Necessity.
Mircea Bogdan Chicago, Oct. 09, BIT, 500 MHz ADC Module for the KOTO Experiment The University of Chicago.
CLAS12 Central Detector Meeting, Saclay, 3 Dec MVT Read-Out Architecture & MVT / SVT Integration Issues Irakli MANDJAVIDZE.
Feb 2002 HTR Status CMS HCal meeting at FIT Feb. 7-9, 2002 Tullio Grassi University of Maryland.
1 Timing of the calorimeter monitoring signals 1.Introduction 2.LED trigger signal timing * propagation delay of the broadcast calibration command * calibration.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
The Data Handling Hybrid Igor Konorov TUM Physics Department E18.
The Clock Distribution inside the CTA Camera Axel Kretzschmann, DESY Zeuthen,
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Novosibirsk, September, 2017
14-BIT Custom ADC Board Rev. B
Combined SR/SP UF Fits all of previous SP board logic! Main FPGA
A New Clock Distribution/Topology Processor Module for KOTO (CDT)
The University of Chicago
Task T - CMS at LHC Global Calorimeter Trigger
CMS EMU TRIGGER ELECTRONICS
Test Slab Status CALICE ECAL test slab: what is it all about?
MicroTCA Common Platform For CMS Working Group
New Crate Controller Development
7/10/2017 John Podczerwinski, Horatio Li
2 Ball-Grid Array FPGA’s
Digitally subtracted pulse between
Presentation transcript:

11/5/2015Mircea Bogdan1 Annie’s Central Card Status Report - 8/21/2015 The University of Chicago

6U VME32 or VME 64x Format Can work as Stand Alone ACC Specs General 11/5/2015Mircea Bogdan2 QSFP 8 x RJ45 RJ45 Ethernet SMA USB LED VME P1 +5V VME P2 5 x SMA 16 x RJ45 or

ACC Specs System 11/5/2015Mircea Bogdan LVDS System Interface RJ45 with: -LVDS Clock in -2 x LVDS In -1 x LVDS Out 3 QSFP 8 x RJ45 RJ45 Ethernet SMA USB LED VME P1 +5V VME P2 5 x SMA 16 x RJ45 or

Annie System Interface and Clock Distribution 11/5/2015 Mircea Bogdan 4 System Clock IN RJ45 To FPGA 1:12 Note: Clocks to FE do not come from the FPGA; Clocks to FE are fixed, not from PLL. Clocks to FE are routed to equal length (+/-2.5mm) Local Clock To FE 8 x clocks LVDS IN LVDS OUT

ACC Specs Front End 11/5/2015Mircea Bogdan5 QSFP 8 x RJ45 RJ45 Ethernet SMA USB LED VME P1 +5V VME P2 5 x SMA 16 x RJ45 or LVDS Front End Interface Each FE Unit serviced via 2xRJ45 ACC can service 4 or 8 FE Units.

ACC Specs Front End Interface 11/5/2015 Mircea Bogdan 6 LVDS Out FE LVDS Out Clock Out LVDS In LVDS Out LVDS In/Out lines within one FE group are length matched to +/-5mm. (Clock Out line not included here)

11/5/2015Mircea Bogdan7 Annie Crate Master (ACM) Same module – Different Firmware ACC-0 ACC-3 ACC-7 … … Annie Crate Architecture Double Width ACM: One ACM Card can service 8 ACCs. System can be extended in multiples of 8, in a pyramid scheme. Single Width ACM: One ACM Card can service 4 ACCs. System can be extended in multiples of 4, in a pyramid scheme. New ACM can be designed to service up to 16 ACCs.

11/5/2015Mircea Bogdan ACC - situation and plans Questions/To Do List: -Finalize Specifications; -Finalize Schematic, Layout; -Finalize Top Level FPGA Design; -Start work on functional FPGA Design. 8