6/4/2016 I. Shlimak "C-V characteristics..." 1 Electron tunneling between surface states and implanted Ge atoms in Si-MOS structures with Ge nanocrystals.

Slides:



Advertisements
Similar presentations
Display Systems and photosensors (Part 2)
Advertisements

6.1 Transistor Operation 6.2 The Junction FET
Electrical transport and charge detection in nanoscale phosphorus-in-silicon islands Fay Hudson, Andrew Ferguson, Victor Chan, Changyi Yang, David Jamieson,
Electrical Techniques MSN506 notes. Electrical characterization Electronic properties of materials are closely related to the structure of the material.
INFLUENCE OF GAMMA IRRADIATION ON SILICON NITRIDE MIS CAPACITORS AND RADIATION HARDNESS Dr. Ercan YILMAZ Abant Izzet Baysal University Bolu-Turkey.
Radiation damage in SiO2/SiC interfaces
Lecture 11: MOS Transistor
Department of Aeronautics and Astronautics NCKU Nano and MEMS Technology LAB. 1 Chapter IV June 14, 2015June 14, 2015June 14, 2015 P-n Junction.
Spring 2007EE130 Lecture 34, Slide 1 Lecture #34 OUTLINE The MOS Capacitor: MOS non-idealities (cont.) V T adjustment Reading: Chapter 18.3.
Lecture 10: PN Junction & MOS Capacitors
Lecture #16 OUTLINE Diode analysis and applications continued
Chapter 4. MOS Systems Total 3 hours.. The Adventure of Carriers The description must now borrow a picture from the classical books of adventure. To place.
EE105 Fall 2007Lecture 16, Slide 1Prof. Liu, UC Berkeley Lecture 16 OUTLINE MOS capacitor (cont’d) – Effect of channel-to-body bias – Small-signal capacitance.
ECE685 Nanoelectronics – Semiconductor Devices Lecture given by Qiliang Li.
Chapter 8 Ion Implantation Instructor: Prof. Masoud Agah
ECE 342 Electronic Circuits 2. MOS Transistors
PREPARATION OF ZnO NANOWIRES BY ELECTROCHEMICAL DEPOSITION
VFET – A Transistor Structure for Amorphous semiconductors Michael Greenman, Ariel Ben-Sasson, Nir Tessler Sara and Moshe Zisapel Nano-Electronic Center,
Reliability of ZrO 2 films grown by atomic layer deposition D. Caputo, F. Irrera, S. Salerno Rome Univ. “La Sapienza”, Dept. Electronic Eng. via Eudossiana.
Limitations of Digital Computation William Trapanese Richard Wong.
Fabrication and characterization of Au-Ag alloy thin films resistance random access memory C. C. Kuo 1 and J. C. Huang 1,* 1 Department of Materials and.
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
ULIS 2003-Udine Italy Evolution of Si-SiO 2 interface trap density under electrical stress in MOSFETs with ultrathin oxides F. Rahmoune and D. Bauza Institut.
SILICON DETECTORS PART I Characteristics on semiconductors.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
1 S.K. Dixit 1, 2, X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides 4, G. Bersuker 5, R. Choi 5, and L.C. Feldman 1, 2, 4 1 Interdisciplinary.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
Modification of Si nanocrystallites in SiO2 matrix
PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
Negative Capacitance Devices to Enable Low- Voltage/Low-Power Switching In Electronic Devices John G. Ekerdt, University of Texas at Austin, DMR
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
J.Vaitkus IWORID6, Glasgow,
O. Jambois, Optics Express, 2010 Towards population inversion of electrically pumped Er ions sensitized by Si nanoclusters Jeong-Min Lee
Lecture 14 OUTLINE pn Junction Diodes (cont’d)
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Doping-type Dependence of Damage in Si Diodes Exposed to X-ray, Proton, and He + Irradiation MURI Meeting - June 2007 M. Caussanel 1, A. Canals 2, S. K.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
Introduction to semiconductor technology. Outline –6 Junctions Metal-semiconductor junctions –6 Field effect transistors JFET and MOS transistors Ideal.
© 2012 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 38 MOS capacitor Threshold Voltage Inversion: at V > V T (for NMOS), many electrons.
Integrated Circuit Devices
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
June MURI Review1 Total Dose Response of HfO 2 /Dy 2 O 3 on Ge and Hf 0.6 Si 0.2 ON 0.2 on Si MOS Capacitors D. K. Chen, R. D. Schrimpf, D. M.
A. Orozco, E. Kwan, A. Dhirani Department of Chemistry, University of Toronto SCANNING TUNNELING MICROSCOPY: A NEW CHM 326 LAB.
ALD Oxides Ju Hyung Nam, Woo Shik Jung, Ze Yuan, Jason Lin 1.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
MOS CAPACITOR Department of Materials Science & Engineering
Deep Level Transient Spectroscopy study of 3D silicon Mahfuza Ahmed.
EE130/230A Discussion 10 Peng Zheng.
Boron and Phosphorus Implantation Induced Electrically Active Defects in p-type Silicon Jayantha Senawiratne 1,a, Jeffery S. Cites 1, James G. Couillard.
1 Interstrip resistance in silicon position-sensitive detectors E. Verbitskaya, V. Eremin, N. Safonova* Ioffe Physical-Technical Institute of Russian Academy.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
KCS 2016 Multilevel Resistive Switching Memory based on Two-Dimensional (2D) Nanomaterials Gwang Hyuk Shin, Byung Chul Jang, Myung Hun Woo, and Sung-Yool.
Revision CHAPTER 6.
A.V. Rogov1, Yu.V. Martynenko1,2, Yu.V. Kapustin1, N.E. Belova1
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Fabrication and Ferromagnetism of Si-SiGe/MnGe Core-Shell Nanopillars
Total Dose Response of HfSiON MOS Capacitors
FIELD EFFECT TRANSISTOR
Lecture #15 OUTLINE Diode analysis and applications continued
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Ionic liquid gating of VO2 with a hBN interfacial barrier
PN-JUNCTION.
2. SEM images of different SiNW structures 3.Results and discussion
Presentation transcript:

6/4/2016 I. Shlimak "C-V characteristics..." 1 Electron tunneling between surface states and implanted Ge atoms in Si-MOS structures with Ge nanocrystals Issai Shlimak Jack and Pearl Resnick Institute of Advanced Technology, Department of Physics, Bar-Ilan University, Ramat-Gan, Israel Itamar Baron, Shai Levy, Avraham Chelly, Zeev ZalevskyBar-Ilan University, Israel Tiecheng LuSichuan University, China Alexander IonovA.F. Ioffe Physical-Technical Institute, Russia In cooperation with: Outline: Motivation Sample preparation Influence of neutron irradiation Results and explanatory model Suggestion of a new logic device TIDS 15, Sant Feliu de Guixols, 1-5 September 2013

6/4/2016 I. Shlimak "C-V characteristics..." 2 Motivation MOS structures with NC-Ge embedded into an insulating SiO 2 layer on a Si substrate are considered a perspective material for nano-size novel electronic devices, such as nonvolatile memory units. This is due to hysteresis of C-V characteristics caused by charge trapping in nanocrystals. In most of the reviewed works, the thickness of SiO 2 layer was relatively small (30-50nm) and NC-Ge were distributed throughout the SiO 2 layer, (sometimes even penetrating into the Si substrate). This leads to conclusion that the main mechanism of NC-Ge charging is electron transfer from the Si substrate. Vice versa, properties of Si substrate could be influenced by implanted Ge atoms. The main goal of this work was to eliminate the mutual influence NC-Ge and Si substrate, for which a special series of samples have been fabricated with NC-Ge layer spatially separated from Si/SiO 2 interface. Typical high frequency C-V of p-Si MOS without and with NC-Ge, (adopted from Appl. Phys. Lett. 82,1212 (2003).

6/4/2016 I. Shlimak "C-V characteristics..." 3 Motivation 1)Thick ( 640 nm) amorphous SiO 2 films were initially grown on the oriented p-Si substrates. 2) Ge + ions with high dose cm -2 were implanted into SiO 2 layer. The ion energy was 150 keV which corresponds to the projection range 100 nm and the half-width of spatial distribution 30 nm. As a result, implanted Ge layer in the form of single atoms and amorphous clusters was located under the SiO 2 surface and far from Si/SiO 2 interface. 3) Gold spots with diameter 0.3 mm were deposited on top of the SiO 2 layer to form the MOS structures. MOS structures with NC-Ge embedded into an insulating SiO 2 layer on a Si substrate are considered a perspective material for nano-size novel electronic devices, such as nonvolatile memory units. This is due to hysteresis of C-V characteristics caused by charge trapping in nanocrystals. In most of the reviewed works, the thickness of SiO 2 layer was relatively small (30-50nm) and NC-Ge were distributed throughout the SiO 2 layer, (sometimes even penetrating into the Si substrate). This leads to conclusion that the main mechanism of NC-Ge charging is electron transfer from the Si substrate. Vice versa, properties of Si substrate could be influenced by implanted Ge atoms. The main goal of this work was to eliminate the mutual influence NC-Ge and Si substrate, for which a special series of samples have been fabricated with NC-Ge layer spatially separated from Si/SiO 2 interface. HR-TEM image of NC-Ge layer. inset shows the image of a single Ge NC Typical high frequency C-V of p-Si MOS without and with NC-Ge, (adopted from Appl. Phys. Lett. 82,1212 (2003). 4) Ge nanocrystals (NC-Ge) with average diameter of 4-10 nm appear only after sample annealing at C Sample preparation

6/4/2016 I. Shlimak "C-V characteristics..." 4 Four types of MOS structures were studied 1) “Initial” samples (a p-Si MOS structure with thick SiO 2 layer, before ion implantation) 2) “Implanted” samples, (after Ge + ion implantation, before annealing), without NC-Ge 3) “NC-Ge” samples, with NC-Ge (after annealing at 800 o C) 4) “Irradiated” samples, NC-Ge samples that were irradiated with neutrons dose10 20 cm -2 followed by annealing of radiation damage at C. MOS structures under study

6/4/2016 I. Shlimak "C-V characteristics..." 5 Four types of MOS structures were studied 1) “Initial” samples (a p-Si MOS structure with thick SiO 2 layer, before ion implantation) 2) “Implanted” samples, (after Ge + ion implantation, before annealing), without NC-Ge 3) “NC-Ge” samples, with NC-Ge (after annealing at 800 o C) 4) “Irradiated” samples, NC-Ge samples that were irradiated with neutrons dose10 20 cm -2 followed by annealing of radiation damage at C. S-shape U-shape U-Hysteresis return of S-shape C-V characteristics were measured at high frequencies (100kHz and 1MHz) MOS structures under study

6/4/2016 I. Shlimak "C-V characteristics..." 6 S-shape U-shape Explanatory model To the best of our knowledge, U-shape of C-V has never been observed in MOS structures at high frequencies. accumulation V < 0 C = C 0 depletion V  0 C  C min (1/C)=(1/ C 0 )+(1/C dep ) inversion V > 0 C  C 0 at low f (<10 4 Hz) C = C min at high f (>10 5 Hz) minority carriers

6/4/2016 I. Shlimak "C-V characteristics..." 7 S-shape U-shape Explanatory model To the best of our knowledge, U-shape of C-V has never been observed in MOS structures at high frequencies. This effect can be understood taking into account : location of Ge atoms close to the surface and far from the Si/SiO 2 interface. We believe that the U-shape of C-V is due to electron tunneling between surface states and Ge atoms. accumulation V < 0 C = C 0 depletion V  0 C  C min (1/C)=(1/ C 0 )+(1/C dep ) inversion V > 0 C  C 0 at low f (<10 4 Hz) C = C min at high f (>10 5 Hz) minority carriers The applied voltage V tilts the top of potential barrier between surface and the nearest Ge atoms which leads to enhancement of the electron tunneling from the surface states to Ge atoms. This increases the positive surface charge Q and therefore also the measured capacitance C = ∂Q/∂V. Only Ge atoms nearest to the surface can participate in the charging because the probability of tunneling exponentially drops with distance. This limits the increase of Q and leads to the capacitance saturation. As a result, the layer of Ge atoms becomes negatively charged and partially screens the electric field at the Si/SiO 2 interface.

6/4/2016 I. Shlimak "C-V characteristics..." 8 I-V characteristics “initial” sample, R 0 = 2 GΩ “NC-Ge” sample, R 0 = 400 MΩ and falls down to 80 MΩ at |V| > 5V Electron tunneling between surface and NC-Ge leads to appearance of an additional transport channel along the surface Formation of NC-Ge makes tunneling easier and leads to C-V hysteresis due to charge trapping in NC-Ge. The fact that hysteresis is not observed in “implanted” samples shows that single Ge atoms and amorphous clusters cannot hold the charge NC-Ge samples

6/4/2016 I. Shlimak "C-V characteristics..." 9 Restoring the S-shape indicates that tunneling between surface states and nearest NC-Ge is suppressed. This means that Ge atoms and nanocrystals are removed from the vicinity of the surface!. Removal of NC-Ge from the surface was directly observed in HR-TEM images and using EDS (energy dispersive elemental spectroscopy). What happened to the Ge atoms? EDS of “irradiated” sampleHR-TEM of “irradiated” sample Ge space distribution in “NC-Ge”” samples Neutron irradiation and second annealing Return of S-shape Before neutron irradiation After neutron irradiation and annealing at C

6/4/2016 I. Shlimak "C-V characteristics..." 10 Restoring the S-shape indicates that tunneling between surface states and nearest NC-Ge is suppressed. This means that Ge atoms and nanocrystals are removed from the vicinity of the surface!. Removal of NC-Ge from the surface was directly observed in HR-TEM images and using EDS (energy dispersive elemental spectroscopy). What happened to the Ge atoms? Ge atoms were detected on the SiO 2 surface of “irradiated” samples in the form of Ge oxide and elemental Ge by XPS. This means that redistribution of NC is caused by an enhanced diffusion of Ge atoms toward SiO 2 surface during annealing of radiation damage after fast neutron irradiation. XPS (X-ray photoelectron spectroscopy) of SiO 2 surface. (a) – “NC-Ge” sample, (b) – “irradiated” sample EDS of “irradiated” sampleHR-TEM of “irradiated” sample Ge space distribution in “NC-Ge”” samples Neutron irradiation and second annealing Return of S-shape Before neutron irradiation After neutron irradiation and annealing at C

6/4/2016 I. Shlimak "C-V characteristics..." 11 Possible application Combination of U-shape and Hysteresis suggests a possibility of a novel 2-bit (4-digit) logic memory cell controlled by either electrical switching or light illumination Voltage and light-induced switching of “NC-Ge” MOS structure Light illumination White light generates the electron-hole pairs across NC-Ge and Si forbidden bands which significantly decreases variation of the surface charge due to the applied voltage. Current time of relaxation τ as a function of time of observation t. τ ~ t 0.76 Kinetics of the capacitance decay after the gate voltage is switched off

6/4/2016 I. Shlimak "C-V characteristics..." 12 Summary A series of p-Si based MOS structures were fabricated with NC-Ge embedded into a thick SiO 2 layer. Three distinctive features of the samples should be noted: thick SiO 2 (640 nm) layer; high density of implanted Ge ions (10 17 cm -2 ); location of implanted Ge atoms near the surface and far from Si/SiO 2 interface C-V measurements of the obtained MOS structures showed the following effects: S-shape of C-V characteristics in “initial” samples was replaced by U-shape after Ge ion implantation; Formation of NC-Ge in “implanted” samples led to C-V hysteresis due to charge trapping in NC-Ge; An explanatory model of U-shape based on assumption of electron tunneling between SiO 2 surface states and nearest Ge atoms is discussed. S-shape of C-V was recovered after neutron irradiation and annealing of radiation damage which was explained by suppression of electron tunneling caused by removal of Ge atoms away from the surface. Combination of U-shape and hysteresis opens the possibility for a new optoelectronic device based on optically controlled 2-bit (4-digit) memory retention unit

6/4/2016 I. Shlimak "C-V characteristics..." 13 C-V characteristics of Si-MOS structures with Ge nanocrystals Issai Shlimak Jack and Pearl Resnick Institute of Advanced Technology, Department of Physics, Bar-Ilan University, Ramat-Gan, Israel THANK YOU! Issai Shlimak Jack and Pearl Resnick Institute of Advanced Technology, Department of Physics, Bar-Ilan University, Ramat-Gan, Israel Electron tunneling between surface states and implanted Ge atoms in Si-MOS structures with Ge nanocrystals

6/4/2016 I. Shlimak "C-V characteristics..." 14 Temperature dependence of I-V and C-V in “NC-Ge” samples I-V characteristics, Temperature increases (from bottom to top) from 30 0 C to C C-V characteristics, Temperature increases (from bottom to top) from 30 0 C to C