SpecctraQuest Simulation Winter 2003/4 Final Presentation Date : 22.4.2004 Student : Kobi Ochayon Supervisor : Boaz Mizrachi.

Slides:



Advertisements
Similar presentations
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
Advertisements

Transmission Lines Demonstration High Frequency Electronics Course EE527 Andrew Rusek Oakland University Winter 2007 Demonstration is based on the materials.
1 - David M. Zar - 5/20/2015 CSE464 Coupling Calculations via Odd/Even Modes Spring, 2009 David M. Zar (Based on notes by Fred U. Rosenberger)
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
Time-domain Reflectometry (TDR) Measurements
1 Pulse Generator High Speed Digital Systems Lab Semestrial project – Winter 2007/08 Final Presentation Instructor: Yossi Hipsh Students: Lior Shkolnitsky,
Oct-03 ©Cisco Systems CCNA Semester 1 Version 3 Comp11 Mod4 – St. Lawrence College – Cornwall Campus, ON, Canada – Clark slide 1 Cisco Systems CCNA Version.
1 Final Presentation Stas G.Alex A. guided by Meir Nakar.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Design Presentation (Midterm ) Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy.
SNIFFER CARD for PCI-express channel
Pulse Generator High Speed Digital Systems Lab Winter 2007/08 Project definition Instructor: Yossi Hipsh Students: Lior Shkolnitsky, Yevgeniy Lobanov.
SNIFFER CARD for PCI-express channel SNIFFER CARD for PCI-express channel Mid Semester Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
SNIFFER Board for PCI-Express channel SNIFFER Board for PCI-Express channel Final Presentation Presenting: Roy Messinger Presenting: Roy Messinger.
ECE 4006 Senior Design Project Talal Mohamed Jafaar Ibrahima Bela Sow Mohammad Faisal Zaman Bringing Gigabit Ethernet to the Masses Supervisor: Dr. Martin.
Controlled Impedance An introduction (No electronics background required)
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
1 Terminations Chris Allen Course website URL people.eecs.ku.edu/~callen/713/EECS713.htm.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 38: December 3, 2014 Transmission Lines.
Selda HeavnerFIELDS iPDR – Antenna Electronics Board Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Board Selda S. Heavner U.C. Berkeley
High Speed Digital Systems Lab Spring 2008 Students: Jenia Kuksin Alexander Milys Instructor: Yossi Hipsh Midterm Presentation Winter 2008/2009.
Lecture 13-15: Transmission media Aliazam Abbasfar.
rectangular waveguides x z y 0 a b 0 TE or H mode.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Crosstalk Calculation and SLEM. 2 Crosstalk Calculation Topics  Crosstalk and Impedance  Superposition  Examples  SLEM.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Effect of flat cable to MPPC signal S. Uozumi (Kobe) Jun ScECAL meeting.
Transmission Lines No. 1  Seattle Pacific University Transmission Lines Kevin Bolding Electrical Engineering Seattle Pacific University.
Presented by: Sergey Volkovich Vladimir Dibnis Fall 2011 Supervisor: Mony Orbach.
High Speed Digital System Lab Spring semester project  Instructor: Mony Orbach  Students: Pavel Shpilberg Ohad Fundoianu Ohad Fundoianu.
1 Tangible Media (Cables) Coaxial –Thinwire –Thickwire Twisted Pair (UTP and STP) Fiber Optic Cable.
High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.
Sep-03 ©Cisco SystemsCCNA Semester 1 Version 3 Comp11 Mod4 – St. Lawrence College – Cornwall Campus – Clark slide 1.
Signal Integrity Research of High Speed Circuit of Embedded System Kaihua Xu 1, Jun Zhou 1, Yuhua Liu 2, and Shuyun Dong 1 1 College of Physical Science.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
By: Uriel Barron Matan Schlanger Supervisor: Mony Orbach Final Review March 2015.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 36: December 6, 2010 Transmission Lines.
Test Tube Activities at Ohio State (8/5/03) Two (very useful) sub-group meetings after last weekly meeting –Mechanics (Bill, Lu, Mark, Jim, Charlie, Klaus)
E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.
Global Circuit Page 1  Basic Design Rule for Advanced PCB (1) 1. High speed current path Load Driving gate Current trace At low frequency current, follows.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
Implementing a 10 Gb/s VCSEL Driven Transmitter for Short Range Applications Irfan N. Ali Michael C. Clowers David S. Fink Sean K. Garrison Jeff A. Magee.
Impedance Measurements on a PCB
SpecctraQuest Simulation Winter 2004 Winter 2004 Midterm Presentation Midterm Presentation Date : Student : Kobi Ochayon Supervisor : Moni Orbach.
NameFIELDS iPDR – Subject Solar Probe Plus FIELDS Instrument PDR Antenna Electronics Box Selda S. Heavner U.C. Berkeley 1.
1 H C A L HF Cable Plant Options HF Cable Plant Options December 22, 2010 T. Shaw.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
1 1. Provide better power/ground distribution Increased static capacitance due to thinner core Lower power/ground plane transient impedance due to larger.
1 John McCloskey NASA/GSFC Chief EMC Engineer Code 565 Building 29, room Fundamentals of EMC Dipole Antenna.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Test Tube Activities at Ohio State (7/29/03) Amphenol/Spectra Strip will send two 10 m long samples of signal cable –With a (round) jacket, shielding –20.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
HDT, 1998: Resistance, Inductance, Capacitance, Conductance per Unit Length Lossless case.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Silicon Valley Test Conference 2013
Adapter Board Design Changes
Day 38: December 4, 2013 Transmission Lines Implications
High-Speed Serial Link Layout Recommendations –
EE 597G/CSE 578A Final Project
Non-ideal property – crosstalk
Open book, open notes, bring a calculator
High-Speed Serial Link Layout Recommendations –
Solar Telematics System
Microstrips as Transmission Lines
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
Characterization of Wired-OR prototype board
Presentation transcript:

SpecctraQuest Simulation Winter 2003/4 Final Presentation Date : Student : Kobi Ochayon Supervisor : Boaz Mizrachi

Project Goal Simulate lab ’ s experiment board lines with HSDS phenomena on SpecctraQuest

Project steps A. Learning B. Simulating C. Comparing

Step A - Learning Learning and understanding how the simulator works and its abilities. Performing the current HS experiment. Participate in HSDS course and learn the high speed phenomena in digital systems

Step B - Simulating Effects of trace lengths. Effects of via. Effect of high cross-talk Effects of differential trace mis-matches Effects of stubs and SMA connectors on signal integrity.

Effects of trace lengths ShortMediumLongVery long 1’’10’’40’’60’’ Simulation modelcomparediff

Multi-via trace Reflections Equivalent inductance and capacitance model Simulation results

Crosstalk simulation 10 ’’ long trace (4 mil spacing) oscillator driven trace – 125MHz modelSimulation results

Mismatch simulation 10 ’’ long trace 1 ’’ skew between the differential pair model results

Connector simulation SMA connectors 30 ’’ coax cable 2 ’’ trace to SMA model results

Step C – Comparing with Hyperlynx results Trace length Trace length (short,medium,long,very-long)shortmediumlongvery-long Multi-via trace (missing) Xtalk Mismatch

Comparison summery SpecctraQuestHyperlynx Long tracesNo signal fadingSignal fading XtalkMinor diff between close and far victims Remarkable diff Multi viaComplicated 2 build- mismatchConvincing results convincing results

END

Beckup Slides

Simulation model – effects of trace length back

Effects of trace lengths short trace back

Effects of trace lengths - medium trace back

Effects of trace lengths - medium trace back

Effects of trace lengths – long trace back

Effects of trace lengths – very long trace back

Traces comparison-input back

Traces - diff back

Multi Via Trace – model back

Multi Via - Results back

Crosstalk trace- Simulation model back

Crosstalk trace – Sim Results back

Mismatch model back

Mismatch Results input common back

Connectors simulation back

Connector-results back

Hyperlynx-Simulation Model back

Hyperlynx-Short trace back

Hyperlynx -Medium Trace back

Hyperlynx-Long trace back

Hyperlynx- Verylong trace back

Hyperlynx – Multi via back

HyperLynx- Xtalk back Field solver

Hyperlynx – Connectors back

HyperLynx- Mismatch output input back

Xtalk – field solver back