High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009.

Slides:



Advertisements
Similar presentations
High Density Mezzanine Connector System (1.00mm)
Advertisements

Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
DESIGN CHALLENGES OF AN ADVANCED SPACEWIRE ASSEMBLY FOR HIGH SPEED INTER-UNIT DATA LINK Joachim Mueller, W.L. Gore&Associates
ASYNC07 High Rate Wave-pipelined Asynchronous On-chip Bit-serial Data Link R. Dobkin, T. Liran, Y. Perelman, A. Kolodny, R. Ginosar Technion – Israel Institute.
1 Copyright Pericom Semiconductor 2007 Last Slide PERICOM CONFIDENTIAL INFORMATION SATA&SAS ReDriver Application Guide FAE Training Lingsan Quan Application.
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Uli Schäfer JEM Status and Test Results Hardware status JEM0 Hardware status JEM1 RAL test results.
1 FTK Rear Transition Module Mircea Bogdan The University of Chicago November 11, 2014 Board Review.
Gigabit Ethernet Group 1 Harsh Sopory Kaushik Narayanan Nafeez Bin Taher.
USC Signal Integrity Lab Course 2 Ansoft High Frequency Structure Simulator (HFSS) ELCT 762 USC.
Giga Connections, Inc. is a licensed manufacture that works closely with circuit board houses to Diamond Plate (DP) FR4, Flex and Kapton substrates for.
Fun With Stripline. Geometry and Parameters “The most important parameters of any transmission line are its characteristic impedance and phase velocity”-
® WPD WORKSTATION PRODUCTS DIVISION 1 Page 1 IEEE EPEP2000 Via and Return Path Discontinuity Impact on High Speed Digital Signal Qinglun Chen, Intel WPD.
High speed digital systems Project Status D0913 Avital Katz Elad Yaniv D0913 Avital Katz Elad Yaniv.
Controlled Impedance An introduction (No electronics background required)
Mind Board Company Profile Company Profile. Meets the challenge of Meets the challenge of creating complex designs PCB DESIGN CENTER.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
1 High Speed Interconnect Solutions Page 1 High Speed Interconnect Solutions © , HIROSE ELECTRIC CO., LTD. All rights reserved. Rev RSM – April,
Differential Signals EECS 713 Project by Jay Fuller :) What are they? When to use them Traces, connectors, terminations, etc.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
Nick Arnal, Jason Entenmann, Chris Thompson Dr. Gokhan Mucmu URL: Test Fixture to Characterize Elastomeric.
1 FTK Rear Transition Card Mircea Bogdan The University of Chicago March 12, 2013 Board Review.
Introduction to the Common Electrical Interface (CEI)
Richard Mellitz1 Signal Integrity Introduction Class 1 Reduction To Practice for High Speed Digital Design Reading assignment: CH8 to 9.3.
© H. Heck 2008Section 4.41 Module 4:Metrics & Methodology Topic 4: Recovered Clock Timing OGI EE564 Howard Heck.
Current ILC work at Fermilab Electrical Engineering Dept.
Impact of PCB routing techniques on EMC performance of High Speed Interfaces Presented on: March 13th, 2014.
Copyright © 2014 Wild River Technology LLC Slide 1 Wild River Technology LLC Alfred P. Neves phone
October 31st, 2005CSICS Presentation1 A 1-Tap 40-Gbps Decision Feedback Equalizer in a  m SiGe BiCMOS Technology Adesh Garg, Anthony Chan Carusone.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 35: December 5, 2012 Transmission Lines.
Light weight readout cable simulations for inner barrel pixel readout
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
PCB Traces CK Cheng CSE Dept. UCSD 1. PCB Traces 2.
Developing fast clock source with deterministic jitter Midterm review Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical Engineering.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
12006 MAPLD International ConferenceSpaceWire 101 Seminar SpaceWire Physical Layer Issues 2006 MAPLD International Conference Washington, D.C. September.
January 14, 2006Company Confidential NAUTILUS ETHERNET IFS # Rev. A.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
VXS, A High Speed Cu Switch Fabric Interconnect for VME
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
E-Cal Readout Boards - 8 Boards total -Design & Fabrication at Jlab - Assembly at Orsay Nick Nganga HPS Collaboration Oct Jlab.
1 Evaluation and Analysis of Connector Performance for the Spacewire Back Plane Koji Shibuya Keitaro Yamagishi Hideyuki Oh-hashi Seiichi Saito Masaharu.
EECS 713 Project Instructor: Prof. Allen Presented by: Chen Jia.
Single Balanced Mixer Design ECE 6361
Surfliner: Distortion-less Electrical Signaling for Speed of Light On- chip Communication Hongyu Chen, Rui Shi, Chung-Kuan Cheng Computer Science and Engineering.
Saverio MINUTOLIElectronics WG - 09 June AFEC cross-talk Plots illustrating Cross-talk effect AFEC pcb investigation.
SLHC ID electronics Novermber '10 Tony Weidberg1 High Speed Cable Testing Twinax cable FPGA based test system –BERT –Eye diagrams Upgrade to system Spice.
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
Power Line Communication for Hybrid Power/Signal Pin SOC Design CK Cheng CSE Dept, UC San Diego.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
SAS 3.0 2x and 4x 12Gb/s MultiLink Connector Proposal September 13, 2010 Page 1.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part3
Silicon Valley Test Conference 2013
OpenPower 25Gbps Preliminary Reference Channels’ Details
CAUI-4 Chip – Module Draft Baseline
ECE 598 JS Lecture - 05 Coupled Lines
Data transmission characterization with underwater copper link
High-Speed Serial Link Layout Recommendations –
HPS Motherboard Electronic Design
HCAL Modules -First Ideas
6 September 2017 OCP NIC subgroup teleconference
JFPS Connector Purpose: Objectives: Content:
High-Speed Serial Link Layout Recommendations –
Eye Diagrams 101 “The Basics” Jonathan Nerger Applications Engineer
XMBTM Product 10 Gbps Backplane using Multiwire ® Technology
Mini SAS HD Connector Simulation
Presentation transcript:

High Speed Interconnect Solutions HIROSE ELECTRIC IT3-32mm SI Report Three-Piece Mezzanine Connector for 20+ Gbps Applications October 29, 2009

High Speed Interconnect Solutions Outline  What is IT3  HFSS simulation models for connector and via  Insertion and return losses, NEXT, FEXT, and impedance profile  Insertion loss to crosstalk ratio (ICR)  Fully populated vs. 50% density  Connector-only vs. full channel  Eye diagrams  Summary  Appendix  Measurement vs. simulation correlation  Measured ICR for IT3-25mm

High Speed Interconnect Solutions What is IT3  Proven 3-piece design for improved electrical performance and mechanical reliability SignalGround Interposer Signal / Ground configuration Mating side Mating / unmating Locking latch Mating receptacle IT3D-***S-BGA(**) Interposer assembly Mounting side Installed and locked Mounting receptacle IT3M-***S-BGA(**)

High Speed Interconnect Solutions HFSS simulation model  A.s60p file was created, and the differential pair’s response was examined. Only a quadrant of model is shown Signal pin Ground pin Differential pairs

High Speed Interconnect Solutions Via model  A.s60p Touchstone file was also created to study the effect of via stub and coupling.

High Speed Interconnect Solutions IEEE 802.3ap channel spec.  IEEE 802.3ap defined the channel spec. of insertion- loss-to-crosstalk ratio (ICR) up to 5 GHz for 10 Gbps data rate. We will extrapolate this ICR curve to 10 GHz for 20 Gbps data rate. 10 GHz (for 20 Gbps)

High Speed Interconnect Solutions Connector’s ICR  The connector and via transition’s contribution to ICR is independent of channel length, because the insertion loss and crosstalk attenuate at the same rate. Board A Board B Insertion loss FEXT Board A Board B Insertion loss NEXT ICR wrt. FEXT: ICR wrt. NEXT: Connector and via transition is assumed to be at approximately the middle of channel.

High Speed Interconnect Solutions IT3-32mm connector-only response (Fully populated) Impedance and GHz  All insertion and return losses, and NEXT and FEXT are shown.

High Speed Interconnect Solutions IT3-32mm connector-only response (60% density)  Both NEXT and FEXT are reduced, if some pins are skipped (i.e., terminated or assigned to low-speed signals).

High Speed Interconnect Solutions 10 High Speed Interconnect Solutions IT3-32mm connector-only response (50% density)  Even less NEXT and FEXT with 50% density.

High Speed Interconnect Solutions 11 High Speed Interconnect Solutions rise time (20% to 80%)  IT3’s receptacles were designed to have slightly high impedance to offset the via’s and via stub’s low impedance. Connector onlyConnector + ~60mil via stubs

High Speed Interconnect Solutions 12 High Speed Interconnect Solutions ICR in a full channel (Fully populated)  ICR with 14-aggressor connector and via FEXT, and ~60 mil stub meets the extrapolated IEEE 802.3ap spec. for 20 Gbps. 6” IT3 120 mil FR mil stub Via model FEXT for via-connector-via (w/o trace attenuation) ICR with 14 FEXTs 20 Gbps

High Speed Interconnect Solutions 13 High Speed Interconnect Solutions ICR in a full channel (50% density)  ICR with 6-aggressor connector and via FEXT, and ~60 mil stub gives plenty of Gbps, as compared to the extrapolated IEEE 802.3ap spec. 6” IT3 120 mil FR mil stub Via model ICR with 6 FEXTs 20 Gbps FEXT for via-connector-via (w/o trace attenuation)

High Speed Interconnect Solutions 14 High Speed Interconnect Solutions Channel Gbps (Fully populated)  ADS simulation with 3-tap TX equalization gives good open Gbps with ~60mil via stub and 14 FEXT included. Without connector Jitter = 15.06ps Eye Height = mV With connector and 14 FEXT Jitter = 18.57ps Eye Height = mV 6” IT3 120 mil FR mil stub Via model

High Speed Interconnect Solutions 15 High Speed Interconnect Solutions Channel Gbps (50% density)  ADS simulation with 3-tap TX equalization gives good open Gbps with ~60mil via stub and 6 FEXT included. Without connector Jitter = 12.44ps Eye Height = mV With connector and 6 FEXT Jitter = 18.48ps Eye Height = mV 6” IT3 120 mil FR mil stub Via model

High Speed Interconnect Solutions 16 High Speed Interconnect Solutions Channel Gbps (50% density)  ADS simulation with 7-tap TX equalization gives good open Gbps with ~60mil via stub and 6 FEXT included. Without connector Jitter = 12.89ps Eye Height = mV With connector and 6 FEXT Jitter = 19.39ps* Eye Height = mV* 6” IT3 120 mil FR mil stub Via model *Degradation is mainly due to via stubs.

High Speed Interconnect Solutions 17 High Speed Interconnect Solutions Summary  IT3 meets the extrapolated IEEE802.3ap’s ICR spec. for 20+ Gbps.  Both characterization and demo boards are available for evaluation.

High Speed Interconnect Solutions HIROSE ELECTRIC Appendix A Measurement vs. simulation correlation

High Speed Interconnect Solutions 19 High Speed Interconnect Solutions Measurement Setup  To measure the connector’s performance directly, we pre-characterized and de-embedded the test boards. - = Connector + Test BoardsBottom Test BoardTop Test BoardConnector Only Bottom test board Top test board -

High Speed Interconnect Solutions 20 High Speed Interconnect Solutions Insertion and return losses  Good correlation in differential insertion and return losses.

High Speed Interconnect Solutions 21 High Speed Interconnect Solutions NEXT  Good correlation in differential NEXT.

High Speed Interconnect Solutions 22 High Speed Interconnect Solutions FEXT  Good correlation in differential FEXT.

High Speed Interconnect Solutions HIROSE ELECTRIC Appendix B Measured ICR for IT3-25mm

High Speed Interconnect Solutions 24 High Speed Interconnect Solutions Test board  VNA measurements were taken on 120mil test boards with IT3-25mm connector, 2 via transitions, and 6”+6” PCB traces routed through the middle layers. * The ICR curves in the following slides will also be valid for other trace length.

High Speed Interconnect Solutions 25 High Speed Interconnect Solutions Optimized 60% density for 20 Gbps  IT3 meets ICR spec. (with FEXT) for 20 Gbps if 40% pins are “skipped”. ICR wrt. NEXT*ICR wrt. FEXT* * These curves include 8 aggressors for one IT3-25mm connector and two via transitions. The skipped pins are terminated in this case. “Skipped” pins Victim pair W U R N L J G E C A