File Number Here ® Spartan-II FPGAs in Set-top Boxes - Sales Tutorial.

Slides:



Advertisements
Similar presentations
HARDWARE Rashedul Hasan..
Advertisements

A new Network Concept for transporting and storing digital video…………
High Performance 32 Channel ADPCM Codec File Number Here ® LogiCORE Products.
Spartan-II Reed-Solomon Solutions for Under $10 Xilinx at Work in Hot New Technologies February 2000 ®
Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.
Graduate Computer Architecture I Lecture 15: Intro to Reconfigurable Devices.
June 1, Lanwave Technology, Inc. Consumer Wireless Market & Lanwave Solutions.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
Configurable System-on-Chip: Xilinx EDK
Programmable logic and FPGA
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
SET TOP BOX What is set-top box ? An interactive device which integrates the video and audio decoding capabilities of television with a multimedia application.
Compact Flash for CoolRunner™-II CPLDs. Quick Start Training Agenda Introduction What is Compact Flash? CoolRunner-II Implementation Block Diagram Applications.
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.
© 2010 Altera Corporation—Public DSP Innovations in 28-nm FPGAs Danny Biran Senior VP of Marketing.
® ChipScope ILA TM Xilinx and Agilent Technologies.
Xilinx at Work in Hot New Technologies ® Spartan-II 64- and 32-bit PCI Solutions Below ASSP Prices January
Xilinx at Work in Printers
VPN for Sales Nokia FireWall-1 Products Complete Integrated Solution including: –CheckPoint FireWall-1 enterprise security suite –Interfaces installed.
MOTOROLA and the Stylized M Logo are registered in the US Patent & Trademark Office. All other product or service names are the property of their respective.
Programmable Solutions in Video Capture/Editing. Overview  Xilinx - Industry Leader in FPGAs/CPLDs High-density, high-speed, programmable, low cost logic.
CPU (CENTRAL PROCESSING UNIT): processor chip (computer’s brain) found on the motherboard.
Highest Performance Programmable DSP Solution September 17, 2015.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
® Introducing the Xilinx Spartan Series High Performance, Low Cost FPGAs with on-chip SelectRAM Memory.
SYSTEM-ON-CHIP (SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY.
Spartan-II Memory Controller For QDR SRAMs Lobby Pitch February 2000 ®
® Programmable Solutions in ISDN Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
SC2005 Product Overview DTV Source Applications Broadband Entertainment Division July 2001.
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
Xilinx Programmable Logic Design Solutions Version 2.1i Designing the Industry’s First 2 Million Gate FPGA Drop-In 64 Bit / 66 MHz PCI Design.
J. Christiansen, CERN - EP/MIC
FPGA (Field Programmable Gate Array): CLBs, Slices, and LUTs Each configurable logic block (CLB) in Spartan-6 FPGAs consists of two slices, arranged side-by-side.
® SPARTAN Series High Volume System Solution. ® Spartan/XL Estimated design size (system gates) 30K 5K180K XC4000XL/A XC4000XV Virtex S05/XL.
Architecture and Features
® Programmable Solutions in Digital Modems. ® Overview  Xilinx - Industry Leader in FPGAs/CPLDs —High-density, high-speed, programmable,
® Spartan-II High Volume Solutions Overview. ® High Performance System Features Software and Cores Smallest Die Size Lowest Possible Cost.
® Additional Spartan-XL Features. ® Family Highlights  Spartan (5.0 Volt) family introduced in Jan. 98 —Fabricated on advanced 0.5µ process.
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
EE3A1 Computer Hardware and Digital Design
Single and 32 Channel HDLC Controllers File Number Here ® LogiCORE Products.
HASP ® SRM Enabling Business Growth through Software Rights Management All Rights Reserved © 2007 Aladdin Knowledge Systems. Yariv Drory International.
® /1 The E is the Edge. ® /2 Density Leadership Virtex XCV1000 Density (system gates) 10M Gates In 2002 Virtex-E.
Tools - LogiBLOX - Chapter 5 slide 1 FPGA Tools Course The LogiBLOX GUI and the Core Generator LogiBLOX L BX.
HDLC Controller Solutions with Spartan-II FPGAs for $4 February 2000 File Number Here ®
CORE Generator System V3.1i
Raw Status Update Chips & Fabrics James Psota M.I.T. Computer Architecture Workshop 9/19/03.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
Redefining the FPGA. SSTL3 1x CLK 2x CLK LVTTL LVCMOS GTL+ Virtex as a System Component 2x CLK SDRAM Backplane Logic Translators Custom Logic Clock Mgmt.
INTERNET PROTOCOL TELEVISION (IP-TV)
Issues in FPGA Technologies
Programmable Logic Devices
Summary Remaining Challenges The Future Messages to Take Home.
Introduction to Programmable Logic
System On Chip.
The Complete Solution for Cost-Effective PCI & CompactPCI Implementations 1.
Introduction.
EmbedDed Systems – MECT190
Spartan-II + Soft IP = Programmable ASSP
INTERNET PROTOCOL TELEVISION (IP-TV)
EmbedDed Systems – MECT190
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
® IRL Solutions File Number Here.
ADSP 21065L.
Xilinx Alliance Series
Programmable logic and FPGA
Presentation transcript:

File Number Here ® Spartan-II FPGAs in Set-top Boxes - Sales Tutorial

® Xilinx at Work in Hot New Technologies Agenda  Introduction  Market & Technology Overview  Spartan-II Solutions in Set-top Boxes  Sales Tools  Summary

® Xilinx at Work in Hot New Technologies Overview  Xilinx - The Industry Leader in FPGAs/CPLDs —Low cost, high density, high speed  Spartan-II is a Perfect Match for Set-top Boxes —Faster time-to-market with programmable logic —Easily integrates system logic functions –Interface, control, decode, state machines etc. –Extremely cost effective

® Xilinx at Work in Hot New Technologies What is a Set-Top Box ?  Set-Top Box —Receives digital broadcast channels and converts signals to analog or the standard TV format —Pure Internet Gateways and other network PCs are not strictly set-top boxes, although the term is often used  Different Types of Set-Top Boxes —Cable —xDSL —Satellite —Terrestrial

® Xilinx at Work in Hot New Technologies Set-Top Box Growth Drivers  More Channels —Increased choices –More specialist channels –Immediate feedback to broadcasters —New services –Improved Pay-as-you View –Online shopping –Interactive TV –Hard-drive storage –Instant replay –Near Video-on-demand —Maximum use of available bandwidth

® Xilinx at Work in Hot New Technologies Set-Top Box Growth Drivers  Improved Quality —Support for HDTV —No “ghosting” or other interference effects —Allows broadcasters flexibility in terms of bandwidth vs quality  Possible Internet Gateway —Some set-top boxes allow Internet access —Simpler to use than PC based tools

® Xilinx at Work in Hot New Technologies The Super Glue of System Logic Front end ASSPs Satellite Cable Terrestrial Without Xilinx With Xilinx External I/F ASSPs Network Interfaces Host - RS-232, USB, IEEE 1394 Security/Encryption Conditional Access PCMCIA Proprietary

® Xilinx at Work in Hot New Technologies $10 System Gates 30K Spartan-XL 40K Spartan-III 250K Spartan-II 100K FIFOsPALs HDLCUARTs 32-bit, 33-MHz PCI PCI-MIPS Bridge 64 Bit PCI Reed Solomon Encoder Video Line Buffer Ethernet MAC ATM IMA Cable Modem Graphics Card Office Networking Set-Top Box Embedded μP Apps Higher Density Enables New Applications

® Xilinx at Work in Hot New Technologies Set-Top Box Unit Shipments Source: Cahners In-Stat Group

® Xilinx at Work in Hot New Technologies Market Dynamics  Fragmented Market —Cable, Satellite, Terrestrial & xDSL  Evolving Market, Multiple Consumer Requirements —Low end set-top box (decode audio and video) —Mid-range set-top box (limited interactivity e.g. program schedulers) —High end set-top box (high degree of interactivity; e.g. web- browsing, hard-disk video storage)  Time to Market Critical —Rapid development cycles, cost sensitive

® Xilinx at Work in Hot New Technologies Set-Top Box Technology  Cable —Uses cable network to supply the TV channels —Can use same network connection for PCs  xDSL —Adaptive digital modulation technologies to achieve increased data rates (1.5 Mbps - 8 Mbps)  Satellite —Broadcasts to the home via satellite and dish-aerial  Terrestrial —Broadcast via ground based transmitters in the same way as analog TV using old analog aerial

® Xilinx at Work in Hot New Technologies Generic Block Diagram

® Xilinx at Work in Hot New Technologies Source: Dataquest STB Semiconductor Content

® Xilinx at Work in Hot New Technologies DLL CL IOB IOBIOB IOBIOB IOBIOB IOBIOB DLL CL... CLB RAMRAM RAMRAM RAMRAM RAMRAM I/O Routing Ring True Dual-Port TM 4K bit RAM Clock management Multiply clock Divide clock De-skew clock Power-down mode Configuration & register state maintained Power-down status pin SelectI/O TM Technology Logic and Distributed RAM Configurable Logic Block (CLB) Delay Locked Loop (DLL) 4Kx1 2Kx2 1Kx4 512x8 256x16 Block Memory Power Management Spartan-II Feature Rich For Set-Top Box Solutions

® Xilinx at Work in Hot New Technologies Front End System Interface

® Xilinx at Work in Hot New Technologies QPSK Decoder and FEC QAM Decoder and FEC OFDM Decoder and FEC xDSL  Spartan-II FPGA Allows Interface To Multiple Front Ends Front End Interface  Not Cost Effective to Support Multiple Receivers —Cable, Terrestrial, Satellite and xDSL —Requires multiple set-top box designs  Interface required to support multiple ASSPs —Choice of ASSP influenced by broadcaster features

® Xilinx at Work in Hot New Technologies Clock Distribution

® Xilinx at Work in Hot New Technologies Clock Generation and Distribution  Spartan-II DLL Circuits Provide Full Clock Management Solution  Clock Generation —Synthesizing many clocks from a single reference crystal or clock  Clock Buffering and Distribution —Providing multiple copies of a single clock —SDRAM clocks  Spread Spectrum Clocks for EMI Reduction

® Xilinx at Work in Hot New Technologies DLL1 DLL2 DLL3 DLL4 Deskew clocks on Chip Manage up to 4 system clocks Deskew clocks on board Cascade DLLs Generate clocks multiply divide shift Convert clock levels using SelectI/O Delay Locked Loops lower memory and board costs Spartan-II Clock Management

® Xilinx at Work in Hot New Technologies Memory Solutions

® Xilinx at Work in Hot New Technologies MHz Memory Continuum - Transparent Bandwidth DSP Coefficients Small FIFOs 16x1 Distributed RAM Large FIFOs Video Line Buffers Cache Tag Memory 4Kx1 2Kx2 1Kx4 512x8 256x16 Block RAM SDRAM SGRAM PB SRAM DDR SRAM ZBT SRAM QDR SRAM External Memory Interface Memory Corner Free Reference Designs Memory Corner Free Reference Designs Spartan-II Memory Solutions

® Xilinx at Work in Hot New Technologies Spartan-II True Dual-Port Block RAM Port A Port B W R W R W R R W Data Flow Spartan-II Two-Port A to B Yes Yes B to A Yes No A to A Yes No B to B Yes No Spartan-II Block RAM  True Dual-port Static RAM - 4K Bits —Independently configurable port data width –4K x 1; 2K x 2; 1K x 4; 512 x 8; 256 x 16 —Fast synchronous read and write –2.5ns clock-to-output with 1.0ns input address/data setup

® Xilinx at Work in Hot New Technologies  Website for Comprehensive Memory Solutions —SRAM, DRAM & embedded FPGA memory solutions –Data sheets, application notes, tutorials, FAQs, design guidelines Memory Corner Memory Corner Offers Free Reference Designs

® Xilinx at Work in Hot New Technologies Conditional Access System

® Xilinx at Work in Hot New Technologies Conditional Access System  Multiple Encryption/decryption Algorithms Exist —Proprietary algorithms driven by broadcasters  Efforts Underway to Standardize Encryption/decryption  Programmable Logic Allows Support for Multiple Algorithms —Encryption algorithm ‘programmed’ after manufacture —Allows single platform for high volume manufacture –Realize economies of scale —Field upgradable for evolving standards

® Xilinx at Work in Hot New Technologies Driving New Technology

® Xilinx at Work in Hot New Technologies FPGA Drives New STB Features  Spartan-II FPGA Drives a New Generation of Set-top Box —Capability to store video on hard disk drives —Provides capability to record and view video simultaneously (TiVO, Replay)  Provides Data Buffer and Disk Control Logic —On-chip memory for FIFOs —Support for multiple I/O standards

® Xilinx at Work in Hot New Technologies Spartan-II FPGA Allows Support for Multiple Disk Drives  Provides Ability to Support Evolving Disk Drive Technologies —StreamWeaver command set from Western Digital –Optimized for simultaneous disk read and write  Enables Dual Sourcing of Multiple Types of Hard Disk Drives

® Xilinx at Work in Hot New Technologies Spartan-II FPGA Enables New Set-Top Box Technology  Spartan-II FPGAs are used to Revolutionize the TV Experience —Pause live TV —Instant replay —Automatically records favorite programs —Advanced TV program search

® Xilinx at Work in Hot New Technologies Top End Set-Top Box

® Xilinx at Work in Hot New Technologies Top End Set-Top Box Solution  Spartan-II FPGAs Provide High Performance MPEG Encoding/decoding —DCT/IDCT AllianceCORE IP from Xentec —Offload processor for high performance system

® Xilinx at Work in Hot New Technologies Spartan-II FPGAs: Programmable ASSP  100,000 System Gates at Under $10 —Extensive features: Block RAM, DLL, SelectI/O  IP Portfolio Allows Replacement of Traditional ASSPs —Provide density, features, performance at ASIC prices —IP cores –DCT/IDCT, DES, QDR SRAM, Reed-Solomon, PCI –See IP Center for additional cores

® Xilinx at Work in Hot New Technologies A Successful Programmable ASSP External PLD 7K Gates External DLLs, memories, Controllers and translators Standard Chip Relative Component Cost PCI ASSP PCI Master and Slave I/F XC2S30-5 PQ208 15K Gates Logic PCI Master I/F Solution <$6

® Xilinx at Work in Hot New Technologies Xilinx On-line Field Upgradability  Remote Update of Software and Hardware  Results in Increased Lifetime for a Product  Enable Product Features Per End-user Needs —Opening up new opportunities in the ASSP area

® Xilinx at Work in Hot New Technologies High Volume System Integration SSTL3 GTL+ 5-volt tolerant I/O SDRAM QDR SRAMs MIPS uP 2x CLK PCI Clock Mgmt - Board deskew PLL $7.50 PCI Master/ Target Controller $15 SSTL-3 Translators $4 FIFOs Memory Dual Ports $7$2 PCI-MIPS System Controller $40 HSTL Translators $6 GTL+ Backplane Drivers

® Xilinx at Work in Hot New Technologies Programmable Logic Solutions in Set-Top Boxes  Glue Logic between Host CPU and I/O Devices  Clock Distribution and Memory Controller and Buffer  Interface between ASSPs and ASSP Replacement  Interface Between Multiple Front-ends and Back-ends

® Xilinx at Work in Hot New Technologies Enables Advanced Features not Found in ASSPs  Disk Drive Storage of Broadcast Channels  ASSPs will be developed with this interface but will take 12 Months  ASICs could be spun in 6 Months  FPGA could be designed in 1-2 Months

® Xilinx at Work in Hot New Technologies Advantages of Programmable Logic  Time to Market  Flexibility  Field Upgradable  Cost Competitive

® Xilinx at Work in Hot New Technologies Additional Resources  Xilinx at Work Website —Market overview —Glossary and FAQs —Application notes —White papers —Free reference designs  FPGA Strategic Applications Group

® Xilinx at Work in Hot New Technologies Manufacturers Pace Echostar Sony Amstrad Thomson RCA General Instruments Matsushita/Panasonic Philips Zenith Mitsubishi Nokia Grundig Scientific Atlanta Broadcasters DirecTV Echostar Canal Plus BSkyB NHK Kirch Ondigital NTL AT&T/TCI ComCast CWC Turner ASSP Providers ST Microelectronics LSI Conexant VLSI National Semi Broadcom C-Cube Microsystems IBM Sony Motorola Atmel Set-Top Box - Key Companies

® Xilinx at Work in Hot New Technologies Hints for Successful Selling - Acronyms  A few of the buzz words & abbreviations —ATSC and DVB –The two main video standards bodies for digital television —DSB - Digital Satellite Broadcast —DTB - Digital Terrestrial Broadcast —Conditional Access –Encryption schemes —Smartcard –Used in conjunction with Conditional Access System to provide encryption and Pay-as-you-view services —MPEG2 - Motion Picture Experts Group, version 2 –The compression scheme used to send video over each broadcast channel

® Xilinx at Work in Hot New Technologies Hints for Successful Selling - ASSPs  Total Digital Set-top Box Cost ~ $160 —ASSP and Memory devices ~ $80 (50% of total)  ASSPs —Ideal for Implementing the complex system technology  Spartan-II FPGAs Play in the “System Glue” Needed to Connect ASSPs —ASSPs not designed to “speak to each other” —System glue = DMA, FIFO, PCI, ASSP interfacing, Memory Interface, External Interface Translation, etc. —Look for these opportunities, easy to identify —List of key ASSPs available on Xilinx at Work pages on SPW

® Xilinx at Work in Hot New Technologies Summary  Sales Strategies —Sell time-to-market, flexibility, least risk solution, ease of inventory management, field upgrade capability  Spartan-II FPGAs Present —Higher densities at lower costs allow efficient ways of integrating standard ASSPs —Reprogrammability –Extends Time-in-Market –Continuous feature integration & future upgrades –Quick time-to-market in fast growing market –Maximizes revenue of new products –Non-standard ASSP control interfaces