NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.

Slides:



Advertisements
Similar presentations
ATCA LLP CARRIER BLOCK DIAGRAMS LAST UPDATE 09/05/2007.
Advertisements

EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Prometeo Workshop (Valencia) November 17-18, 2011 A. Boujrad NUMEXO2 Mother Board Design Status Exogam Collaboration Abderrahman BOUJRAD GANIL France.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
Workshop Front-End Electronics for gamma and complementary detector systems IFIC - Valencia (Spain) 17 th ~ 18 th of November 2011 PROMETEO.
Detector Array Controller Based on First Light First Light PICNIC Array Mux PICNIC Array Mux Image of ESO Messenger Front Page M.Meyer June 05 NGC High.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
Wir schaffen Wissen – heute für morgen 24 August 2015PSI,24 August 2015PSI, Paul Scherrer Institut Status WP 8.2 RF Low Level Electronic Manuel Brönnimann.
9th October 2008AIDA FEE progress report P.J.Coleman-Smith 1 AIDA Frontend Electronics progress report. Mezzanine to FEE64 connection. Mezzanine Layout.
September 22, 2005 ESF Workshop-Perugia 1 Virgo Control Electronic upgrade Annecy/Pisa/EGO B.Mours.
Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.
Instytut Fizyki Jądrowej im. Henryka Niewodniczańskiego Polskiej Akademii Nauk Electronics for PARIS Searching for optimum solution Piotr Bednarczyk.
TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.
Tuesday September Cambridge1 GDCC “next replacement of the LDA” Franck GASTALDI.
Coupling Neutron Detector array (NEDA) with AGATA The AGATA Front-End processing Electronics & DAQ The AGATA Trigger and Synchronization (GTS) Coupling.
Understanding Data Acquisition System for N- XYTER.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Dariusz Makowski, Technical University of Łódź LLRF review, DESY, 3-4 December 2007 Advanced.
Leo Greiner IPHC meeting HFT PIXEL DAQ Prototype Testing.
PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.
M. Lo Vetere 1,2, S. Minutoli 1, E. Robutti 1 1 I.N.F.N Genova, via Dodecaneso, GENOVA (Italy); 2 University of GENOVA (Italy) The TOTEM T1.
HBD FEM the block diagram preamp – FEM cable Status Stuffs need to be decided….
Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
11th March 2008AIDA FEE Report1 AIDA Front end electronics Report February 2008.
Gueorgui ANTCHEVPrague 3-7 September The TOTEM Front End Driver, its Components and Applications in the TOTEM Experiment G. Antchev a, b, P. Aspell.
Frank Lemke DPG Frühjahrstagung 2010 Time synchronization and measurements of a hierarchical DAQ network DPG Conference Bonn 2010 Session: HK 70.3 University.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Front-end readout study for SuperKEKB IGARASHI Youichi.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
1 07/10/07 Forward Vertex Detector Technical Design – Electronics DAQ Readout electronics split into two parts – Near the detector (ROC) – Compresses and.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Agata Week – LNL 14 November 2007 LLP ATCA Carrier Status M. Bellato on behalf of the LLP Carrier Working Group.
Connector Differential Receiver 8 Channels 65 MHz 12 bits ADC FPGA Receive/buffer ADC data Format triggered Events Generate L1 Primitives Receive timing.
09/02/20121 Delay Chip Prototype & SPI interface Joan Mauricio La Salle (URL) 15/02/2013.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
ALIBAVA system upgrade Ricardo Marco-Hernández IFIC(CSIC-Universidad de Valencia) 1 ALIBAVA system upgrade 16th RD50 Workshop, 31 May-2 June 2010, Barcelona.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
BPM stripline acquisition in CLEX Sébastien Vilalte.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
NEDA collaboration meeting Neutron and light charged particle detector-arrays as complementary detectors for the future European large gamma-arrays AGATA,
.1PXL READOUT STAR PXL READOUT requirement and one solution Xiangming Sun.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
ZHULANOV Vladimir Budker Institute of Nuclear Physics Novosibirsk, Russia Beijing
Firmware and Software for the PPM DU S. Anvar, H. Le Provost, Y.Moudden, F. Louis, E.Zonca – CEA Saclay IRFU – Amsterdam/NIKHEF, 2011 March 30.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
PRAD DAQ System Overview
Baby-Mind SiPM Front End Electronics
Data Aquisition System
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
CoBo - Different Boundaries & Different Options of
NA61 - Single Computer DAQ !
Presentation transcript:

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview of the technical project - Status of the digitizer prototype - Synergy EXOGAM2 NEDA

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon General architecture EXOGAM2

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Connection box B3 EXOGAM2 FROM / TO NUMEXO2 FROM DETECTOR

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 MGT Clocks Fast serial links Parallel links Slow control Serial link NUMEXO2 Phase 2 digitizer ADC Logic -FADC samples collection -Digital Processing -Trigger -Data formatting -Inspection control PPC Common Logic GTSFanin ADC Logic Interface Clocks (Local & Recovered) Delay Line Optical Link Flash (Linux) SRAM (Oscilloscope) PROM (VHDL) PROM (VHDL) DPRAM (Physics, ADONIS) Ethernet 100 Ethernet Gigabit PCIe (Adonis) 8*FADC 14 bits 100MHz DACs (Test, control, inspection) Serial link SDRAM Mux CLK Mezzanines

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 8 channels

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 16 channels

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 GTS V3 mezzanine GTS implementation 3 main functions MHz clock source -Time stamping - Trigger

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 NUMEXO2, the NIM digitizer prototype (phase1) Block diagram

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 NUMEXO2, the NIM digitizer prototype (phase1) Picture of the NIM prototype

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 -Firmware - Deserializer: 8 * (2 serial 700MB/s) - Moving Window Deconvolution - Discrimination - FIFO interface -Embedded software - Linux TCP/IP protocol 400Mb/s - SPI driver and register server -Software - Characterization tools: traces, FFT, histograms, INL, DNL - Generic user interface for slow control - DAQ readout Current status (digitizer phase 1) FADC serial output channel eye diagramMoving Window Deconvolution processing

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 To do (digitizer phase 1): - Validation of interrupt process for FIFO readout - Characterization of the digitizer with a generator - Characterization of the digitizer with a clover and a source

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do? Custom FADC mezzanine Custom digital processing

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do ?  NEDA: FADC mezzanines must be redesigned according to frequency bandwidth of inputs - Sample frequency of FADC? - Clock jitter? -Number of binary samples serial lines? - Power? - MDR26 connector? - SAMTEC connector?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Carrier-mezzanines connecteur: QFS X-D-PC4 EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do? NEDA: MDR26 Cable and connector must be tested

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Carrier-mezzanines connector: QFS X-D-PC4 EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do? NEDA: Does pins diagram fit?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon FADC highlights TI FADCADS6244ADS62P49ADS5463 Résolution (bits) Sample rate (MSPS) Input channels 221 Interface LVDS serial // (2 LVDS lines) LVDS serial // (7 LVDS lines) LVDS // (12 LVDS lines) Analog BW (MHz) SNR (dB) ENOB (bits) Power (W) EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon 14 bits 12 bits EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Block diagram of EXOGAM2 signals processing  NEDA: - Deserializer and Digital Processing IPs must be written - Kalman interface suppressed - Number of Trigger Request signals > 2 - Setup registers, Inspection and Oscilloscope IPs must be modified Deserializer (2 serial 700Mb/s to 14 Digital Processing -DFC -MWD -COMPUTE: E (iner, 4 outers, BGO, CsI) T (inner) T30,60,90 Mirror charges OscilloscopeInspection Setup registers Kalman interface 8*FADC Trigger Request Event Parameters (from mezzanines) (to Virtex 5 FXT) 2 EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Is the Virtex 6 LX130T -1 powerfull enough for NEDA signals processing? EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?

NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon Block diagram of EXOGAM2 GTS and ADC interfaces  NEDA: - DPRAM and FIFO depths? - Data format? EXOGAM2 digitizer for NEDA instrumentation: What to notice and to do?