National Science Foundation Identification of an intrinsic difficulty in fabricating efficient power devices Sokrates T. Pantelides, Vanderbilt University,

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Display Systems and photosensors (Part 2)
by Alexander Glavtchev
6.1 Transistor Operation 6.2 The Junction FET
Single Electron Devices Single-electron Transistors
ELECTRICAL CONDUCTIVITY
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
National Science Foundation Materials for Next-Generation Power Electronics Sokrates T. Pantelides, Vanderbilt University, DMR Outcome: Collaborative.
Derek Wright Monday, March 7th, 2005
SD Lab. SOGANG Univ. Doohyung Cho
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Radiation damage in SiO2/SiC interfaces
SOGANG UNIVERSITY SOGANG UNIVERSITY. SEMICONDUCTOR DEVICE LAB. Introduction SD Lab. SOGANG Univ. Gil Yong Song.
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
MOSFETs Monday 19 th September. MOSFETs Monday 19 th September In this presentation we will look at the following: State the main differences between.
Metal Semiconductor Field Effect Transistors
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Bader Al Salman Abstract In this work, we use chemical vapor deposition (CVD) technique to synthesize CdS 1D-nanostructures (nanobelts & Sea-Urchin like.
Lecture 25: Semiconductors
ISAT 436 Micro-/Nanofabrication and Applications MOS Transistor Fabrication David J. Lawrence Spring 2001.
PREPARATION OF ZnO NANOWIRES BY ELECTROCHEMICAL DEPOSITION
INTRODUCTION TO SEMICONDUCTORS MATERIAL Chapter 1 (Week 2)
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display. ECE 255: Electronic Analysis and Design Prof. Peide (Peter)
1. A clean single crystal silicon (Si) wafer which is doped n-type (ColumnV elements of the periodic table). MOS devices are typically fabricated on a,
20/03/2003 Impact of Carbon on short channel behavior in deep submicronic N MOSFET’s 4 th European Workshop on Ultimate Integration of Silicon Impact of.
Solar Cell Stability – May12-09 ABSTRACT Solar cell research is a major emphasis of Iowa State University. Improving the efficiency of solar cells can.
Simulation of transport in silicon devices at atomistic level Introduction Properties of homogeneous silicon Properties of pn junction Properties of MOSFET.
By Francesco Maddalena 500 nm. 1. Introduction To uphold Moore’s Law in the future a new generation of devices that fully operate in the “quantum realm”
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
SILICON DETECTORS PART I Characteristics on semiconductors.
ECE 4339 L. Trombetta ECE 4339: Physical Principles of Solid State Devices Len Trombetta Summer 2007 Chapters 16-17: MOS Introduction and MOSFET Basics.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
PROCESS AND DEVICE SIMULATION OF A POWER MOSFET USING SILVACO TCAD.
Structure and Operation of MOS Transistor
Meta-stable Sites in Amorphous Carbon Generated by Rapid Quenching of Liquid Diamond Seung-Hyeob Lee, Seung-Cheol Lee, Kwang-Ryeol Lee, Kyu-Hwan Lee, and.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) – Effect of oxide charges – V T adjustment – Poly-Si gate depletion effect Reading: Pierret ; Hu.
NEEP 541 Displacements in Silicon Fall 2002 Jake Blanchard.
Norhayati Soin 06 KEEE 4426 WEEK 3/2 20/01/2006 KEEE 4426 VLSI WEEK 4 CHAPTER 1 MOS Capacitors (PART 3) CHAPTER MOS Capacitance.
4H-SIC DMOSFET AND SILICON CARBIDE ACCUMULATION-MODE LATERALLY DIFFUSED MOSFET Archana N- 09MQ /10/2010 PSG COLLEGE OF TECHNOLOGY ME – Power Electronics.
LOSSES IN FIBER BY:Sagar Adroja.
Influence of deposition conditions on the thermal stability of ZnO:Al films grown by rf magnetron sputtering Adviser : Shang-Chou Chang Co-Adviser : Tien-Chai.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
The MOS capacitor. (a) Physical structure of an n+-Si/SiO2/p-Si MOS capacitor, and (b) cross section (c) The energy band diagram under charge neutrality.
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 1.
1200V 4H-SiC MOSFETs for High Efficiency Energy Storage System 2016 Kwangwoon IT Exhibition.
2.Local Electric Property 5.Composition and Structure
Power MOSFET Pranjal Barman.
Date of download: 9/26/2017 Copyright © ASME. All rights reserved.
Lecture 18 OUTLINE The MOS Capacitor (cont’d) Effect of oxide charges
Graphene Based Transistors-Theory and Operation; Development State
High Temperature Devices Based Upon Silicon Carbide
TriQuint Semiconductor, Inc.
Wet Oxidation and Hydrogen Incorporation on 4H-SiC (c-face)
MODUL 11 Investigation of Annealing Effect on the Forward bias and Leakage current Changes of P-Type 6H-SiC Schottky Diodes with SiO2 Ramp Profile after.
Metal Semiconductor Field Effect Transistors
Revision CHAPTER 6.
by Alexander Glavtchev
CMOS Process Flow.
X-Ray Photoelectron Spectroscopy of MgO on Graphene
6.3.3 Short Channel Effects When the channel length is small (less than 1m), high field effect must be considered. For Si, a better approximation of field-dependent.
Introduction to Semiconductor Material and Devices.
Integration of DFT, Process and Device Modeling: The Virtual Fab
INTRODUCTION: MD. SHAFIQUL ISLAM ROLL: REGI:
The Two-Dimensional Electron Gas (2DEG)
SOLID STATE CHMISTRY By: Dr. Aamarpali
FIELD EFFECT TRANSISTOR
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
Solid State Electronics ECE-1109
Presentation transcript:

National Science Foundation Identification of an intrinsic difficulty in fabricating efficient power devices Sokrates T. Pantelides, Vanderbilt University, DMR Silicon carbide is the most promising semiconductor to make power devices that can withstand heat and high voltages much better than silicon. As in the case of Si, oxidation of SiC results in SiO 2. However, the SiC-SiO 2 interface typically has a much larger density of defects than the Si-SiO 2 interface. Though progress has been made in the last 10 years to passivate these defects, electron mobilities are still quite low for efficient devices. Theoretical work by post-doc Xiao Shen has shown that oxidations of SiC leads to the introduction of stable di-interstitial carbon complexes in the SiC substrate that are a major cause of electron mobility degradation. Ways to circumvent the problem have been devised and hold promise for higher mobilities and potentially more efficient devices. The figure above shows that a carbon di-interstitial introduces a localized state in the commercially useful 4H form of SiC (left), but not in the cubic 3C form (right) (C and Si atoms are shown as blue and yellow balls, respectively). X. Shen and S. T. Pantelides, Identification of a major cause of endemically poor mobilities in SiC/SiO2 structures, Applied Physics Letters 98, (2011)

National Science Foundation Explanation of why sodium improves the properties of SiC-SiO 2 interfaces for power devices Sokrates T. Pantelides, Vanderbilt University, DMR Silicon carbide is the most promising semiconductor to make power devices that can withstand heat and high voltages much better than silicon. As in the case of Si, oxidation of SiC results in SiO 2. However, the SiC-SiO 2 interface typically has a much larger density of defects than the Si-SiO 2 interface. It has been shown by several investigators that introduction of sodium either during or after oxidation improves electron mobilities, as shown in the figure (left), but its role has been a mystery. Theoretical work by Blair Tuttle in conjunction with experimental data led to the conclusion that sodium atoms reside at the interface and create an “impurity band”, illustrated in the figure (right). This band enables relatively unimpeded flow of electrons in the SiC substrate. B. R. Tuttle, S. Dhar, S.-H. Ryu, X. Zhu, J. R. Williams, L. C. Feldman and S. T. Pantelides, “High electron mobility due to sodium ions in the gate oxide of SiC-metal-oxide-semiconductor field effect transistors”, Journal of Applied Physics, 109, (2011).

National Science Foundation Phosphorous Passivation of the SiO 2 /4H-SiC Interface Lower interface trap density (D it ) & higher effective mobility compared to industry standard nitrogen passivation process (NO) – both good. Penalty – Unstable FET threshold voltage for thermal SiO 2 + P. Hard etching the thermal oxide & replacing it by a deposited oxide stabilizes V th, but increases D it. Underway: Controlled etching to remove near-interface P responsible for V th instability while leaving P at the interface to keep D it as low as possible. Preliminary results indicate that phosphorous in these two positions may be in different chemical configurations. Sokrates T. Pantelides, Vanderbilt University, DMR

National Science Foundation Interface Trap Density Following Nitridation with N 2 Plasma is Comparable to Best Results Obtained Using Phosphorous  For similar annealing temperatures (~ 1175C) the interface trap density is lower using an N 2 microwave plasma compared to std NO.  Plasma D it is comparable to phosphorous D it, but w/o the threshold voltage instability caused by near-interface phosphorous (in the form of phosphosilicate glass) in the oxide. To date with the N 2 microwave plasma system, we have seen the interface trap density decrease with increasing N 2 flow rate. The results shown were obtained using the maximum flow rate available to us ~ 3L/min. System upgrades over the next 3 months will increase our maximum flow rate to ~ 10L/min. Underway: MOSFET fabrication and characterization using the 8hr N 2 plasma process.

National Science Foundation Interface Trap Density Following Nitridation with N 2 Plasma is Better than NO and Comparable to Best Results Obtained Using Phosphorous The advantages of using a pure N 2 microwave plasma instead of NO are the following. (1) We get more nitrogen to the interface for better trap passivation, so we should see higher mobility. (2) There is significantly less oxide growth during the plasma nitridation process compared to the industry standard NO process. This means that the combination of a low temperature (~ 600C) deposited oxide and plasma nitridation can be used to fabricate a “low carbon” MOSFET. By “low carbon”, we mean that the amount of carbon liberated during device fabrication is kept as low as possible and much, much lower than the amount liberated during thermal oxide growth followed by NO passivation. This is important because carbon that diffuses interstitially into the SiC near-interface channel region can subsequently form immobile carbon dimers that act as mobility limiting defects. To date with the N 2 microwave plasma system, we have seen the interface trap density decrease with increasing N 2 flow rate. The results shown were obtained using the maximum flow rate available to us ~ 3L/min. System upgrades over the next 3mo will increase our maximum flow rate to ~ 10L/min. Sokrates T. Pantelides, Vanderbilt University, DMR

National Science Foundation Workshop for High School Teachers May 15, – 4 pm Title: Energy and Materials Sokrates T. Pantelides, Vanderbilt University, DMR Workshop was held at Behrend College and was attended by 9 teachers from around North West PA. The teachers received 8 hours credit toward their Act 48 continuing education requirement. Blair Tuttle (shown above with lantern) organized the workshop and Gerd Duscher was a presenter. The reviews of the workshop were overwhelmingly positive.